English
Language : 

MB86613S Datasheet, PDF (91/134 Pages) Fujitsu Component Limited. – IEEE1394 Open HCI Controller
Preliminary
1
RHB
1
IBR
6
Gap_count
4
Extended
3
Total_ports
3
Max_speed
4
Delay
1
L
1
C
3
Jitter
3
Pwr
1
Resume_int
1
ISBR
1
Loop
1
Pwr_fail
1
Timeout
1
Port_event
1
Enab_accel
90
rw
0b
rw
0b
rw
3Fh
r
7h
r
03h
r
010b
r
0h
rw
1b
rw
0b
rw
0h
rw
100b
rw
0b
rw
0b
rcu 0b
rcu 0b
rcu 0b
rcu 0b
rw
0b
Setting ”1” at this bit makes the device intend to be a root
in the next bus reset.
Setting ”1” at this bit executes the bus reset.
This field is to set and indicate the gap_count time.
This field indicates the number of extended registers (7h).
This field indicates the port number owned by this device
(3 ports).
This field indicates ”010b” since the device supports up to
s400 speed in maximum.
This field indicates the delay time generated by repeating
the packet received.
Writing ”1” at this bit sets the ”1” at L flag of transmit self ID
packet.
Writing ”1” at this bit sets the ”1” at C flag of transmit self ID
packet.
This field indicates the jitter generated by repeating the
packet received.
This field is stored in Pwr field of transmit selfID packet.
”000”b : Power is not supplied to a cable power.
”001”b : Minimum 15W is supplied to a cable power.
”010”b : Minimum 30W is supplied to a cable power.
”011”b : Minimum 45W is supplied to a cable power.
”100”b : Maximum 1W is consumed from a cable
power.
”101”b : Minimum 3W is consumed from a cable
power.
”110”b : Minimum 6W is consumed from a cable
power.
”111”b : Minimum 10W is consumed from a cable
power.
This bit indicates ”1” when resume is performed.
Setting ”1” at this bit executes the arbitrated short bus
reset.
This bit indicates ”1” when the port connection forms a
loop.
This bit indicates ”1” when a cable power is below the
nominal rate (<8V).
This bit indicates ”1” when max_arb_state_time is
time- out.
This bit indicates ”1” when the Connected, Bias, Disabled
and/or Fault bit changes with the Int_enable bit set.
Setting ”1” at this bit makes the arbitration accelerate valid.