|
MB86613S Datasheet, PDF (51/134 Pages) Fujitsu Component Limited. – IEEE1394 Open HCI Controller | |||
|
◁ |
Preliminary
3:0 Z
rwu undefined Specify the number of descriptor that forms the context
program.
3.2.37. IR ContextMatch
This register specifies the received channel in single- channel mode and the value to be compared with the
sync and tag sections in the received packet.
sync field is valid only when â wâ field contains â11bâ in the first descriptor. The chip discards the received
packet even if the tag information and the received packetâs channel match with the specified values as long
as the sync value is different.
cycleMatch field is valid only when IRContextControl.cycleMatchEnable bit is set. (However, in case IntE-
vent.cycleInconsistent bit is set, it is not valid.)
31
24 23
16 15
87
0
cycleMatch
sync
tag0
tag1
tag2
tag3
tag1SyncFilter
channelNumber
Bit
----
31
Field Name
rwu
-------------- ----
tag3
rw
30
tag2
rw
29
tag1
rw
28
tag0
rw
26:12 cycleMatch
rw
11:8 sync
rw
6
tag1SyncFilter
rw
reset
--------
undefined
description
------------------------------------------
Specifying â1â at this bit enables to receive the
isochronous packet that has the tag â11bâ.
undefined Specifying â1â at this bit enables to receive the
isochronous packet that has the tag â10bâ.
undefined Specifying â1â at this bit enables to receive the
isochronous packet that has the tag â01bâ.
undefined Specifying â1â at this bit enables to receive the
isochronous packet that has the tag â00bâ.
undefined Specify the start time for the context program process.
undefined Specify the value to be compared with the sync on the
received isochronous packet.
undefined Specifying â1â at this bit allows to receive isochronous
packet that has only upper 2- bit of sync field contains
â00bâ and the tag field contains â01bâ.
5:0 channelNumber rw
undefined Specify the channel for the isochronous packet to be
received.
50
|
▷ |