MC68HC711D3CFNE2 Datasheet, PDF (89/124 Pages) Freescale Semiconductor, Inc – Power Saving STOP and WAIT Modes

Freescale Semiconductor, Inc.
Control
Bits
PR[1:0]
00
1 count —
overflow —
01
1 count —
overflow —
10
1 count —
overflow —
11
1 count —
overflow —
Table 9-1 Timer Summary
4.0 MHz
1.0 MHz
1000 ns
XTAL Frequencies
8.0 MHz
12.0 MHz
2.0 MHz
3.0 MHz
500 ns
333 ns
Main Timer Count Rates
1.0 µs
65.536 ms
500 ns
32.768 ms
333 ns
21.845 ms
4.0 µs
262.14 ms
2.0 µs
131.07 ms
1.333 µs
87.381 ms
8.0 µs
524.29 ms
4.0 µs
262.14 ms
2.667 µs
174.76 ms
16.0 µs
1.049 s
8.0 µs
524.29 ms
5.333 µs
349.52 ms
Other Rates
(E)
(1/E)
(E/1)
(E/2¹⁶)
(E/4)
(E/2¹⁸)
(E/8)
(E/2¹⁹)
(E/16)
(E/2²⁰)
9.1 Timer Structure
Figure 9-1 shows the capture/compare system block diagram. The port A pin control
block includes logic for timer functions and for general-purpose I/O. For pins PA2,
PA1, and PA0, this block contains both the edge-detection logic and the control logic
that enables the selection of which edge triggers an input capture. The digital level on
PA[2:0] can be read at any time (read PORTA register), even if the pin is being used
for the input capture function. Pins PA[6:4] are used for either general-purpose output,
or as output compare pins. Pin PA3 can be used for general-purpose I/O, input capture
4, output compare 5, or output compare 1. When one of these pins is being used for
an output compare function, it cannot be written directly as if it were a general-purpose
output. Each of the output compare functions (OC5–OC2) is related to one of the port
A output pins. Output compare one (OC1) has extra control logic, allowing it optional
control of any combination of the PA[7:3] pins. The PA7 pin can be used as a general-
purpose I/O pin, as an input to the pulse accumulator, or as an OC1 output pin.
TIMING SYSTEM
TECHNICAL DATA
9-3
For More Information On This Product,
Go to: www.freescale.com