MC68HC711D3CFNE2 Datasheet, PDF (27/124 Pages) Freescale Semiconductor, Inc – Power Saving STOP and WAIT Modes

Freescale Semiconductor, Inc.
to proceed. The effective address can be specified within an instruction, or it can be
calculated.
3.4.1 Immediate
In the immediate addressing mode an argument is contained in the byte(s) immediate-
ly following the opcode. The number of bytes following the opcode matches the size
of the register or memory location being operated on. There are two-, three-, and four-
(if prebyte is required) byte immediate instructions. The effective address is the ad-
dress of the byte following the instruction.
3.4.2 Direct
In the direct addressing mode, the low-order byte of the operand address is contained
in a single byte following the opcode, and the high-order byte of the address is as-
sumed to be $00. Addresses $00–$FF are thus accessed directly, using two-byte in-
structions. Execution time is reduced by eliminating the additional memory access
required for the high-order address byte. In most applications, this 256-byte area is re-
served for frequently referenced data. In M68HC11 MCUs, the memory map can be
configured for combinations of internal registers, RAM or external memory to occupy
these addresses.
3.4.2.1 Extended
In the extended addressing mode, the effective address of the argument is contained
in two bytes following the opcode byte. These are three-byte instructions (or four-byte
instructions if a prebyte is required). One or two bytes are needed for the opcode and
two for the effective address.
3.4.2.2 Indexed
In the indexed addressing mode, an 8-bit unsigned offset contained in the instruction
is added to the value contained in an index register (IX or IY) — the sum is the effective
address. This addressing mode allows referencing any memory location in the 64
Kbyte address space. These are from two- to five-byte instructions, depending on
whether or not a prebyte is required.
3.4.2.3 Inherent
In the inherent addressing mode, all the information necessary to execute the instruc-
tion is contained in the opcode. Operations that use only the index registers or accu-
mulators, as well as control instructions with no arguments, are included in this
addressing mode. These are one- or two-byte instructions.
3.4.2.4 Relative
The relative addressing mode is used only for branch instructions. If the branch con-
dition is true, an 8-bit signed offset included in the instruction is added to the contents
of the program counter to form the effective branch address. Otherwise, control pro-
ceeds to the next instruction. These are usually two-byte instructions.
CENTRAL PROCESSING UNIT
TECHNICAL DATA
3-7
For More Information On This Product,
Go to: www.freescale.com