English
Language : 

MC68HC711D3CFNE2 Datasheet, PDF (20/124 Pages) Freescale Semiconductor, Inc – Power Saving STOP and WAIT Modes
Freescale Semiconductor, Inc.
output port suitable for wired-OR operation. In wired-OR mode (a port C bit is at logic
level zero), it is actively driven low by the N-channel driver. When a port C bit is at logic
level one, the associated pin has high impedance, as neither the N- nor the P-channel
devices are active. It is customary to have an external pullup resistor on lines that are
driven by open-drain devices. Port C can only be configured for wired-OR operation
when the MCU is in single-chip mode. Refer to SECTION 6 PARALLEL I/O for addi-
tional information about port C functions.
2.10.4 Port D
Port D, an 8-bit, general-purpose I/O port has a data register (PORTD) and a data di-
rection register (DDRD). The eight port D bits (D[7:0]) can be used for general-purpose
I/O, for the serial communications interface (SCI) and serial peripheral interface (SPI)
subsystems, or for bus data direction control.
Port D can be read at any time and inputs return the sensed levels at the pin; whereas,
the outputs return the input level of the port D pin drivers. If PORTD is written, the data
is stored in an internal latch, and can be driven only if port D is configured for general-
purpose output. This port shares functions with the on-chip SCI and SPI subsystems,
while bits 6 and 7 control the direction of data flow on the bus in expanded and special
test modes.
Refer to SECTION 6 PARALLEL I/O.
PIN DESCRIPTIONS
2-8
TECHNICAL DATA
For More Information On This Product,
Go to: www.freescale.com