English
Language : 

MC68HC908RK2 Datasheet, PDF (44/158 Pages) Motorola, Inc – Microcontroller Unit
Computer Operating Properly Module (COP)
$FFFF before an overflow occurs prevents a COP reset by clearing the COP counter and stages 5
through 12 of the prescaler.
NOTE
Service the COP immediately after reset and before entering or after exiting
stop mode to guarantee the maximum time before the first COP counter
overflow.
A COP reset pulls the RST pin low for 32 CGMXCLK cycles and sets the COP bit in the SIM reset status
register (SRSR).
In monitor mode, the COP is disabled if the RST pin or the IRQ pin is held at VTST. During the break state,
VTST on the RST pin disables the COP.
NOTE
Place COP clearing instructions in the main program and not in an interrupt
subroutine. Such an interrupt subroutine could keep the COP from
generating a reset even while the main program is not working properly.
4.3 I/O Signals
The following paragraphs describe the signals shown in Figure 4-1.
4.3.1 CGMXCLK
CGMXCLK is the oscillator output signal. See 6.3.5 Clock Selection Circuit for a description of CGMXCLK.
4.3.2 STOP Instruction
The STOP instruction clears the COP prescaler.
4.3.3 COPCTL Write
Writing any value to the COP control register (COPCTL) (see 4.4 COP Control Register), clears the COP
counter and clears stages 12 through 5 of the COP prescaler. Reading the COP control register returns
the reset vector.
4.3.4 Power-On Reset
The power-on reset (POR) circuit clears the COP prescaler 4096 CGMXCLK cycles after power up.
4.3.5 Internal Reset
An internal reset clears the COP prescaler and the COP counter.
4.3.6 Reset Vector Fetch
A reset vector fetch occurs when the vector address appears on the data bus. A reset vector fetch clears
the COP prescaler.
4.3.7 COPD
The COPD signal reflects the state of the COP disable bit (COPD) in the configuration register. See
Chapter 3 Configuration Register (CONFIG).
MC68HC908RK2 Data Sheet, Rev. 5.1
44
Freescale Semiconductor