English
Language : 

MC68HC908RK2 Datasheet, PDF (131/158 Pages) Motorola, Inc – Microcontroller Unit
I/O Registers
11.8.4 TIM Channel Status and Control Registers
Each of the TIM channel status and control registers (TSC0 and TSC1):
• Flags input captures and output compares
• Enables input capture and output compare interrupts
• Selects input capture, output compare, or PWM operation
• Selects high, low, or toggling output on output compare
• Selects rising edge, falling edge, or any edge as the active input capture trigger
• Selects output toggling on TIM overflow
• Selects 100 percent PWM duty cycle
• Selects buffered or unbuffered output compare/PWM operation
Register Name and Address: TSC0—$0025
Bit 7
6
5
Read:
Write:
CH0F
0
CH0IE
MS0B
Reset: 0
0
0
4
MS0A
0
3
2
ELS0B ELS0A
0
0
1
Bit 0
TOV0 CH0MAX
0
0
Register Name and Address: TSC1—$0028
Bit 7
6
5
4
3
2
1
Read: CH1F
0
CH1IE
MS1A ELS1B ELS1A TOV1
Write: 0
Reset: 0
0
0
0
0
0
0
= Unimplemented
Figure 11-8. TIM Channel Status and Control Registers
(TSC0 and TSC1)
Bit 0
CH1MAX
0
CHxF — Channel x Flag Bit
When channel x is an input capture channel, this read/write bit is set when an active edge occurs on
the channel x pin. When channel x is an output compare channel, CHxF is set when the value in the
TIM counter registers matches the value in the TIM channel x registers.
When TIM CPU interrupt requests are enabled (CHxIE = 1), clear CHxF by reading TIM channel x
status and control register with CHxF set and then writing a 0 to CHxF. If another interrupt request
occurs before the clearing sequence is complete, then writing 0 to CHxF has no effect. Therefore, an
interrupt request cannot be lost due to inadvertent clearing of CHxF.
Reset clears the CHxF bit. Writing a 1 to CHxF has no effect.
1 = Input capture or output compare on channel x
0 = No input capture or output compare on channel x
CHxIE — Channel x Interrupt Enable Bit
This read/write bit enables TIM CPU interrupts on channel x.
Reset clears the CHxIE bit.
1 = Channel x CPU interrupt requests enabled
0 = Channel x CPU interrupt requests disabled
MC68HC908RK2 Data Sheet, Rev. 5.1
Freescale Semiconductor
131