MC68HC908GZ8 Datasheet, PDF (300/344 Pages) Motorola, Inc – Microcontrollers

Timebase Module (TBM)
22.4 Interrupts
TBMCLKSEL
FROM CONFIG2
The timebase module can periodically interrupt the CPU with a rate defined by the
selected TBMCLK and the select bits TBR2–TBR0. When the timebase counter
chain rolls over, the TBIF flag is set. If the TBIE bit is set, enabling the timebase
interrupt, the counter chain overflow will generate a CPU interrupt request.
CGMXCLK
FROM CGM MODULE
DIVIDE BY 128
PRESCALER
0
TBMCLK
1
÷2 ÷2 ÷2
÷2
÷2
÷2
÷2
TBON
TBMINT
÷2 ÷2 ÷2 ÷2
÷2 ÷2
÷2 ÷2
TBIF
TBIE
000
R
001
010
011
100
101
110
111
NOTE:
Figure 22-1. Timebase Block Diagram
Interrupts must be acknowledged by writing a logic 1 to the TACK bit.
Data Sheet
300
Timebase Module (TBM)
MC68HC908GZ8
Freescale Semiconductor