Z80182 Datasheet, PDF (15/109 Pages) Zilog, Inc. – ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP™)

Zilog
PRELIMINARY
Z80182/Z8L182
ZILOG INTELLIGENT PERIPHERAL
Table 5. Primary, Secondary and Tertiary Pin Functions (Continued)
Pin Number
VQFP QFP
1st
Function
2nd
Function
3rd
Function
MUX
Control
71
74
72
75
73
76
74
77
75
78
RxDA
/TRxCA
TxDA
/DCDB
/CTSB
/HRD
/HWR
SYS CONF REG Bit 1
SYS CONF REG Bit 1
76
79
77
80
78
81
79
82
80
83
TxDB
/TRxCB
RxDB
/RTxCB
/SYNCB
/HDDIS
HA0
HA1
HA2
/HCS
SYS CONF REG Bit 1
SYS CONF REG Bit 1
SYS CONF REG Bit 1
SYS CONF REG Bit 1
SYS CONF REG Bit 1
81
84
82
85
83
86
84
87
85
88
/HALT
/RFSH
/IORQ
/MRD
E
/MREQ
INT EDG/PIN REG Bit 3
86
89
87
90
88
91
89
92
90
93
91
94
92
95
93
96
94
97
95
98
/M1
/WR
/RD
PHI
V
SS
XTAL
EXTAL
/WAIT
/BUSACK
/BUSREQ
96
99
97
100
98
1
99
2
100
3
/RESET
/NMI
/INT0
/INT1
/INT2
PC6**
PC7**
Notes:
* Also controlled by Interrupt Edge/Pin MUX Register
** PC7 and PC6 are inputs only and can read values of /INT1 and /INT2.
DS971820600
3-15