English
Language : 

DS617 Datasheet, PDF (42/88 Pages) Xilinx, Inc – MultiBoot Bitstream, Design Revision Storage
R
Platform Flash XL High-Density Configuration and Storage Device
Program and Erase Times and Endurance Cycles
Table 21 lists both program and erase times plus the number of program/erase cycles per block. Exact erase times can vary
depending on the memory array condition. The best case is when all the bits in the block are at ‘0’ (pre-programmed). The
worst case is when all the bits in the block are at ‘1’ (not preprogrammed). Usually, the system overhead is negligible with
respect to the erase time. The maximum number of program/erase cycles depends on the VPP voltage supply used.
Table 21: Program/Erase Times and Endurance Cycles(1,2)
Parameter
Condition
Min Typ
Erase
Program(3)
Suspend
Latency
Program/Erase
Cycles (per
Block)
Erase
Program(3)
Program/Erase
Cycles (per
Block)
Blank Check
Parameter Block (16 Kword)
–
0.4
Main Block (64
Preprogrammed
–
1.2
Kword)
Not Preprogrammed
–
1.5
Single Word
Word Program
Buffer Program
–
12
–
12
Buffer (32 words) (Buffer Program)
–
384
Main Block (64 Kword)
–
768
Program
–
5
Erase
–
5
Main Blocks
10,000
–
Parameter Blocks
10,000
–
Parameter Block (16 Kword)
–
0.4
Main Block (64 Kword)
–
1
Word Program
–
10
Single Word
Buffer Enhanced
Factory Program(4)
–
2.5
Buffer Program
–
80
Buffer (32 words)
Buffer Enhanced
Factory Program
–
80
Main Block (64
Kwords)
Buffer Program
Buffer Enhanced
Factory Program
–
160
–
160
Buffer Program
–
1.28
Bank (8 Mbits)
Buffer Enhanced
Factory Program
–
1.28
Main Blocks
–
–
Parameter Blocks
–
–
Main Blocks
Parameter Blocks
–
16
–
4
Typical after 10k
P/E Cycles
1
3
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
Max
2.5
4
4
180
180
–
–
10
25
–
–
2.5
4
170
–
–
–
–
–
–
–
1000
2500
–
–
Unit
s
s
s
μs
μs
μs
ms
μs
μs
cycles
cycles
s
s
μs
μs
μs
μs
ms
ms
s
s
cycles
cycles
ms
ms
Notes:
1. TA = –25°C to 85 °C; VDD = 1.7V to 2V; VDDQ = 2.3V to 2.7V or 3.0V to 3.6V.
2. Values are liable to change with the external system-level overhead (command sequence and Status Register polling execution).
3. Excludes the time needed to execute the command sequence.
4. This is an average value on the entire device.
DS617 (v3.0.1) January 07, 2010
www.xilinx.com
Product Specification
42