DS617 Datasheet, PDF (39/88 Pages) Xilinx, Inc – MultiBoot Bitstream, Design Revision Storage

R
Platform Flash XL High-Density Configuration and Storage Device
First Address Latching Sequence
The first address latching sequence (FALS) is one of the key
features of Platform Flash XL. This particular sequence,
shown in Figure 19, page 41 and Figure 21, page 43,
allows the device to latch the first address soon after V_IH is
detected on the READY_WAIT pin.
FALS requires four clock cycles. The device internally
latches the address from which the system must start to
read on the third detected positive edge of the clock after
READY_WAIT goes High.
In the case of a system with a free-running clock, FALS
takes place in the same way, but it is strongly recommended
(see Note 3) to use the timings represented in Figure 12,
page 31, Figure 14, page 32, Figure 16, page 33 and
Figure 17, page 39.
To start the sequence, the following conditions must be met
at the same time:
• L must be tied High.
X-Ref Target - Figure 19
• RP must be tied High.
• G must be held Low (see Note 2).
FALS is always reset when READY_WAIT is asserted Low,
and CR4 is set to 1.
The major advantage of this feature is that it allows the
system to start reading data from any available main
memory address in the device. If the system cannot
guarantee any of the timings, the data output from the
device is not guaranteed.
Notes:
1. If V_DDQ drops, the output is no longer guaranteed, and it is
necessary to reset the device by performing an external reset.
2. Only on power-on-reset, FALS is initiated by READY_WAIT rising
(Low-to-High) edge or G falling (High-to-Low) edge, whichever
occurs last. After POR, FALS is initiated only by a READY_WAIT
rising edge.
3. Due to the internal threshold of the READY_WAIT signal, the
system might not exactly determine which of the clock edges are
the right ones to perform the sequence in the right way.
V_DD/V_DDQ
READY_WAIT
First Address Latching Sequence
G
High
RP
E _Low
L
K
A22–A0
T
RWHKH
1
T_RWHKL
T_AVKH3
Address not Valid
2
3
4
T_KH3AX
First Address
Notes:
1. W is tied High.
DQ15–DQ0
FFFFh (Sync + Dummy Cycle)
DS617_15_102308
Figure 19: First Address Latching Sequence (FALS)
Clock is not Free Running and G is Held Low
DS617 (v3.0.1) January 07, 2010
www.xilinx.com
Product Specification
39