W83C553F Datasheet, PDF (38/159 Pages) Winbond – SYSTEM I/O CONTROLLER WITH PCI ARBITER

W83C553F
Electrical Specifications
3.7 PCI I/O Write Cycle
Bursting is not supported by the W83C553F for I/O cycles, so a target disconnect will be executed after the first data transfer
on all I/O Write commands to prevent multiple I/O data phases.
Refer to Figure 3-3. The Slave I/O Write command (C/BE[3:0]# = 3h during address phase) is used by the processor to
write the W83C553F internal bus master registers, IDE device, and ISA registers or X-bus registers. It is a single, non-burst,
8, 16 or 32-bit transfer cycle, initiated by the CPU. It is a fixed duration, i.e. the W83C553F will assert TRDY# on the 4th
bus cycle of the transfer when accessing the internal bus master registers. It will have a variable duration when accessing an
IDE device or ISA register.
Figure 3-3. Slave I/O Write Timing
WINBOND SYSTEMS LABORATORY
35