W83C553F Datasheet, PDF (149/159 Pages) Winbond – SYSTEM I/O CONTROLLER WITH PCI ARBITER

W83C553F
6.2.2
Example Single Word DMA ATA Data Transfer Timing
Timing Diagrams
Table 6-7. Single Word DMA ATA Data Transfer Timing
Parameter
t0 Cycle Time
Mode 0
Mode 1
Mode 2
Mode 3
Values
Min
Max
960ns
480ns
240ns
Notes
tC IDEDAK[A:B]# to
IDEDRQ[A:B] delay
Mode 0
Mode 1
Mode 2
Mode 3
200ns
100ns
80ns
tD IDEIOR[A:B]# /
IDEIOW[A:B]#
16-bit minimum
command active time
Mode 0
Mode 1
Mode 2
Mode 3
480ns
240ns
120ns
tE IDEIOR[A:B]#
data access
Mode 0
Mode 1
Mode 2
Mode 3
250ns
150ns
60ns
WINBOND SYSTEMS LABORATORY
146