TI380C30 Datasheet, PDF (76/78 Pages) Texas Instruments – INTEGRATED TOKEN-RING COMMPROCESSOR AND PHYSICAL-LAYER INTERFACE

TI380C30
INTEGRATED TOKEN-RING
COMMPROCESSOR AND PHYSICAL-LAYER INTERFACE
SPWS016A – NOVEMBER 1994 – REVISED JULY 1995
T1
T(W or 2)
T3
T4
SBCLK
TH
T1
SDTACK
SBERR
SHALT
Figure 36. 68xxx-Mode Bus Halt and Retry, Normal Completion With Delayed Start^†
† _{Only the relative placement of the edges to SBCLK falling edge is shown. Actual signal edge placement can vary from waveforms shown.}
T1
T2
T3
T4
THB
THE
T1
SBCLK
SDTACK
SBERR
SHALT
SOWN
Figure 37. 68xxx-Mode Bus Halt and Retry, Rerun Cycle With Delayed Start ^†
† _{Only the relative placement of the edges to SBCLK falling edge is shown. Actual signal edge placement can vary from waveforms shown.}
76
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443