English
Language : 

TI380C30 Datasheet, PDF (19/78 Pages) Texas Instruments – INTEGRATED TOKEN-RING COMMPROCESSOR AND PHYSICAL-LAYER INTERFACE
TI380C30
INTEGRATED TOKEN-RING
COMMPROCESSOR AND PHYSICAL-LAYER INTERFACE
SPWS016A – NOVEMBER 1994 – REVISED JULY 1995
receiver
Figure 3 shows the arrangement of the line-receiver / equalizer circuit. The differential-input pair, RCV+ and
RCV–, are designed to be connected to a floating winding of an isolation transformer. Each is equipped with
a bias circuit to center the operating point of the differential input at approximately VDD ÷ 2.
The differential-input pair consists of a pair of MOSFETs, each with an identical current source in its source
terminal that is set to supply a nominal current of 1.5 mA. At low signal levels, the gain of this pair is inversely
proportional to the impedance connected between their sources on EQ – and EQ +. A frequency-equalization
network can be connected between EQ + and EQ – to provide equalization for media-signal distortion.
The internal-wrap mode is provided for self test of the device. When selected by taking WRAP low, the normal
input path is disabled by a multiplexer and a path is enabled from the DRVR+ / DRVR– input pair. Receiver gain,
thresholds, and equalization are unchanged in the internal-wrap mode.
VDD
LOAD
LOAD
RCV+
RCV–
External Equalizer
EQ + R1
R2
EQ –
DATA
DATA
WRAP
From DRVR+ / DRVR–
IEQB
C1
IEQB
VSS
Figure 3. Line Receiver / Equalizer
receiver-clock recovery
The clock and data recovery in TI380C30 is performed by an advanced, digitally controlled phase-locked loop.
In contrast to the TMS38054, the PLL of the TI380C30 is digitally controlled and the loop parameters are set
by internally programmed digital constants. This results in precise control of loop parameters and requires no
external loop-filter components.
The TI380C30 implements an intelligent algorithm to determine the optimum phase position for data sampling
and extracted-clock synthesis. The resulting action of the TI380C30 can be modeled as two cascaded PLLs
as shown in Figure 4.
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443
19