|
SM320LF2407-EP Datasheet, PDF (5/112 Pages) Texas Instruments – DSP CONTROLLERS | |||
|
◁ |
SM320LF2407AÄEP
DSP CONTROLLERS
functional block diagram of the 2407A DSP controller
SGUS036B â JULY 2003 â REVISED OCTOBER 2003
PLLF
XINT1/IOPA2
RS
DARAM (B0)
256 Words
PLL Clock
PLLVCCA
PLLF2
XTAL1/CLKIN
CLKOUT/IOPE0
XTAL2
TMS2
ADCIN00âADCIN07
BIO/IOPC1
C2xx
DARAM (B1)
ADCIN08âADCIN15
MP/MC
BOOT_EN/XF
VDD (3.3 V)
DSP
Core
256 Words
10-Bit ADC
(With Twin
Autosequencer)
VCCA
VSSA
VREFHI
VSS
DARAM (B2)
VREFLO
32 Words
ÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃ SARAM (2K Words)
ÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃ TP1
TP2
ÃÃÃÃÃÃÃÃÃÃÃÃÃÃ VCCP(5V)
ÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃÃ A0âA15
D0âD15
ÃÃÃÃÃÃÃÃ PS, DS, IS
ÃÃÃÃÃÃÃÃ R/W
RD
ÃÃÃÃÃÃÃÃ READY
ÃÃÃÃÃÃÃÃ STRB
WE
ÃÃÃÃÃÃÃÃ ENA_144
ÃÃÃÃÃÃÃÃ VIS_OE
ÃÃÃÃÃÃÃÃ W/R / IOPC0
PDPINTA
ÃÃÃÃÃÃÃÃÃÃÃÃÃÃ CAP1/QEP1/IOPA3
ÃÃÃÃÃÃÃ CAP2/QEP2/IOPA4
CAP3/IOPA5
ÃÃÃÃÃÃÃ PWM1/IOPA6
ÃÃÃÃÃÃÃ PWM2/IOPA7
PWM3/IOPB0
ÃÃÃÃÃÃÃ PWM4/IOPB1
ÃÃÃÃÃÃÃ PWM5/IOPB2
PWM6/IOPB3
ÃÃÃÃÃÃÃ T1PWM/T1CMP/IOPB4
T2PWM/T2CMP/IOPB5
ÃÃÃÃÃÃÃ TDIRA/IOPB6
ÃÃÃÃÃÃÃ TCLKINA/IOPB7
Flash/ROM
(32K Words:
4K/12K/12K/4K)
External Memory
Interface
Event Manager A
D 3 Ã Capture Input
D 6 Ã Compare/PWM
Output
D 2 Ã GP
Timers/PWM
SCI
SPI
CAN
WD
Digital I/O
(Shared With
Other Pins)
JTAG Port
Event Manager B
D 3 Ã Capture Input
D 6 Ã Compare/PWM
Output
D 2 Ã GP
Timers/PWM
XINT2/ADCSOC/IOPD0
SCITXD/IOPA0
SCIRXD/IOPA1
SPISIMO/IOPC2
SPISOMI/IOPC3
SPICLK/IOPC4
SPISTE/IOPC5
CANTX/IOPC6
CANRX/IOPC7
Port A(0â7) IOPA[0:7]
Port B(0â7) IOPB[0:7]
Port C(0â7) IOPC[0:7]
Port D(0) IOPD[0]
Port E(0â7) IOPE[0:7]
Port F(0â6) IOPF[0:6]
TRST
TDO
TDI
TMS
TCK
EMU0
EMU1
PDPINTB
CAP4/QEP3/IOPE7
CAP5/QEP4/IOPF0
CAP6/IOPF1
PWM7/IOPE1
PWM8/IOPE2
PWM9/IOPE3
PWM10/IOPE4
PWM11/IOPE5
PWM12/IOPE6
T3PWM/T3CMP/IOPF2
T4PWM/T4CMP/IOPF3
TDIRB/IOPF4
TCLKINB/IOPF5
ÃÃÃÃÃÃÃ Indicates optional modules.
ÃÃÃ The memory size and peripheral selection of these modules change for different 240xA devices.
ÃÃÃÃÃÃ See Table 1 for device-specific details.
⢠POST OFFICE BOX 1443 HOUSTON, TEXAS 77251â1443
5
|
▷ |