 English |
|
|
|
|
|
|
|
| SM320LF2407-EP Datasheet, PDF (17/112 Pages) Texas Instruments – DSP CONTROLLERS | |||
| |||
| ◁ |
device reset and interrupts (continued)
PDPINTB
XINT2
XINT2
PDPINTA
ADCINT
XINT1
SPIINT
RXINT
TXINT
CANMBINT
CANERINT
CMP1INT
CMP2INT
CMP3INT
CMP4INT
CMP5INT
CMP6INT
T1PINT
T1CINT
T1UFINT
T1OFINT
T3PINT
T3CINT
T3UFINT
T3OFINT
T2PINT
T2CINT
T2UFINT
T2OFINT
T4PINT
T4CINT
T4UFINT
T4OFINT
CAP1INT
CAP2INT
CAP3INT
CAP4INT
CAP5INT
CAP6INT
SPIINT
RXINT
TXINT
CANMBINT
CANERINT
ADCINT
XINT1
PIE
Level 1
IRQ GEN
Level 2
IRQ GEN
Level 3
IRQ GEN
Level 4
IRQ GEN
Level 5
IRQ GEN
Level 6
IRQ GEN
PIVR & Logic
PIRQR#
PIACK#
SM320LF2407AÄEP
DSP CONTROLLERS
SGUS036B â JULY 2003 â REVISED OCTOBER 2003
IMR
IFR
INT1
INT2
CPU
INT3
INT4
INT5
INT6
IACK
Data Bus Addr Bus
Indicates change with respect to the TMS320F243/F241/C242 data sheets.
Interrupts from external interrupt pins. The remaining interrupts are internal to the peripherals.
Figure 2. Peripheral Interrupt Expansion (PIE) Module Block Diagram for Hardware-Generated Interrupts
⢠POST OFFICE BOX 1443 HOUSTON, TEXAS 77251â1443
17
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese