SMJ320C6414 Datasheet, PDF (32/133 Pages) Texas Instruments – FIXED-POINT DIGITAL SIGNAL PROCESSORS

SMJ320C6414, SMJ320C6415, SMJ320C6416
FIXEDĆPOINT DIGITAL SIGNAL PROCESSORS
SGUS050A − JANUARY 2004 − REVISED MARCH 2004
signal groups description (continued)
32
HD[31:0]/AD[31:0]
Data
HPI†
(Host-Port Interface)
HCNTL0/PSTOP
HCNTL1/PDEVSEL
HHWIL/PTRDY
(HPI16 ONLY)
Register Select
Half-Word
Select
Control
HAS/PPAR
HR/W/PCBE2
HCS/PPERR
HDS1/PSERR
HDS2/PCBE1
HRDY/PIRDY
HINT/PFRAME
32
HD[31:0]/AD[31:0]
GP10/PCBE3
HR/W/PCBE2
HDS2/PCBE1
PCBE0§
Data/Address
Command
Byte Enable
Clock
Control
GP12/PGNT
GP11/PREQ
Arbitration
Error
GP14/PCLK
GP9/PIDSEL
HCNTL1/PDEVSEL
HINT/PFRAME
GP13/PINTA
HAS/PPAR
GP15/PRST
HRDY/PIRDY
HCNTL0/PSTOP
HHWIL/PTRDY
HDS1/PSERR
HCS/PPERR
PCI Interface‡
(C6415 and C6416 Only)
Serial
EEPROM
DX2/XSP_DO
XSP_CS§
CLKX2/XSP_CLK
DR2/XSP_DI
† _{For the C6415 and C6416 devices, these HPI pins are MUXed with the PCI peripheral. By default, these signals function as HPI. For}
more details on these MUXed pins, see the Device Configurations section of this data sheet. For the C6414 device, these HPI pins are
not MUXed; the C6414 device does not support the PCI peripheral.
‡ _{For the C6415 and C6416 devices, these PCI pins (excluding PCBE0 and XSP_CS) are MUXed with the HPI, McBSP2, or GPIO}
peripherals. By default, these signals function as HPI, McBSP2, and no function, respectively. For more details on these MUXed pins,
see the Device Configurations section of this data sheet. For the C6414 device, the HPI, McBSP2, and GPIO peripheral pins are not
MUXed; the C6414 device does not support the PCI peripheral.
§ _{For the C6414 device, these pins are “Reserved (leave unconnected, do not connect to power or ground).”}
Figure 3. Peripheral Signals (Continued)
32
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443