English
Language : 

SMJ320C6414 Datasheet, PDF (25/133 Pages) Texas Instruments – FIXED-POINT DIGITAL SIGNAL PROCESSORS
SMJ320C6414, SMJ320C6415, SMJ320C6416
FIXEDĆPOINT DIGITAL SIGNAL PROCESSORS
SGUS050A − JANUARY 2004 − REVISED MARCH 2004
peripheral register descriptions (continued)
Table 22. VCP Registers (C6416 Only)†
EDMA BUS
HEX ADDRESS RANGE
5000 0000
5000 0004
5000 0008
5000 000C
5000 0010
5000 0014
PERIPHERAL BUS
HEX ADDRESS RANGE
01B8 0000
01B8 0004
01B8 0008
01B8 000C
01B8 0010
01B8 0014
ACRONYM
VCPIC0
VCPIC1
VCPIC2
VCPIC3
VCPIC4
VCPIC5
REGISTER NAME
VCP input configuration register 0
VCP input configuration register 1
VCP input configuration register 2
VCP input configuration register 3
VCP input configuration register 4
VCP input configuration register 5
5000 0040
5000 0044
01B8 0024
01B8 0028
VCPOUT0
VCPOUT1
VCP output register 0
VCP output register 1
5000 0080
−
VCPWBM
5000 0088
−
VCPRDECS
−
01B8 0018
VCPEXE
−
01B8 0020
VCPEND
−
01B8 0040
VCPSTAT0
−
01B8 0044
VCPSTAT1
−
01B8 0050
VCPERR
† These VCP registers are supported on the C6416 device only.
VCP branch metrics write register
VCP decisions read register
VCP execution register
VCP endian register
VCP status register 0
VCP status register 1
VCP error register
Table 23. TCP Registers (C6416 Only)‡
EDMA BUS
HEX ADDRESS RANGE
PERIPHERAL BUS
HEX ADDRESS RANGE
ACRONYM
5800 0000
01BA 0000
TCPIC0
5800 0004
01BA 0004
TCPIC1
5800 0008
01BA 0008
TCPIC2
5800 000C
01BA 000C
TCPIC3
5800 0010
01BA 0010
TCPIC4
5800 0014
01BA 0014
TCPIC5
5800 0018
01BA 0018
TCPIC6
5800 001C
01BA 001C
TCPIC7
5800 0020
01BA 0020
TCPIC8
5800 0024
01BA 0024
TCPIC9
5800 0028
01BA 0028
TCPIC10
5800 002C
01BA 002C
TCPIC11
5800 0030
01BA 0030
TCPOUT
5802 0000
−
TCPSP
5804 0000
−
TCPEXT
5806 0000
−
TCPAP
5808 0000
−
TCPINTER
580A 0000
−
TCPHD
−
01BA 0038
TCPEXE
−
01BA 0040
TCPEND
−
01BA 0050
TCPERR
−
01BA 0058
TCPSTAT
‡ These TCP registers are supported on the C6416 device only.
REGISTER NAME
TCP input configuration register 0
TCP input configuration register 1
TCP input configuration register 2
TCP input configuration register 3
TCP input configuration register 4
TCP input configuration register 5
TCP input configuration register 6
TCP input configuration register 7
TCP input configuration register 8
TCP input configuration register 9
TCP input configuration register 10
TCP input configuration register 11
TCP output parameters register
TCP systematics and parities memory
TCP extrinsic memory
TCP apriori memory
TCP interleaver memory
TCP hard decisions memory
TCP execution register
TCP endian register
TCP error register
TCP status register
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443
25