MC68306FC16 Datasheet, PDF (54/191 Pages) Motorola, Inc – Integrated EC000 Processor

BUS THREE-STATED
BG ASSERTED
BR VALID INTERNAL
BR SAMPLED
BR ASSERTED
BUS RELEASED FROM THREE STATE AND
PROCESSOR STARTS NEXT BUS CYCLE
BR NEGATED INTERNAL
BR SAMPLED
BR NEGATED
CLK
S0 S1 S2 S3 S4 S5 S6 S7
BR
S0 S1 S2 S3 S4 S5 S6 S7 S0 S1
BG
BGACK
FC2–FC0
A31–A1
AS
UDS
LDS
R/W
DTACK
D15–D0
PROCESSOR
ALTERNATE BUS MASTER
PROCESSOR
Figure 3-21. Two-Wire Bus Arbitration Timing Diagram—Processor Active
3-22
MC68306 USER'S MANUAL
MOTOROLA