MC68306FC16 Datasheet, PDF (117/191 Pages) Motorola, Inc – Integrated EC000 Processor

6.3.2.1 TRANSMITTER. The transmitters are enabled through their respective command
registers (DUCR) located within the serial module. The serial module signals the CPU
when it is ready to accept a character by setting the transmitter-ready bit (TxRDY) in the
channel's status register (DUSR). Functional timing information for the transmitter is
shown in Figure 6-5.
The transmitter converts parallel data from the CPU to a serial bit stream on TxDx. It
automatically sends a start bit followed by the programmed number of data bits, an
optional parity bit, and the programmed number of stop bits. The least significant bit is
sent first. Data is shifted from the transmitter output on the falling edge of the clock
source.
C1 IN
TRANSMISSION
TxDx
C1
C2
C3
BREAK
C4
C6
TRANSMITTER
ENABLED
TxRDY
(SR2)
CS
CTS1
(IP0)
W
W
C1
C2
W
W
C3 START
BREAK
W
W
W
W
C4
STOP
C5
C6
BREAK
NOT
TRANSMITTED
RTS ²
(OP0)
MANUALLY ASSERTED
BY BIT- SET COMMAND
MANUALLY
ASSERTED
NOTES:
1. TIMING SHOWN FOR MR2(4) = 1
2. TIMING SHOWN FOR MR2(5) = 1
3. CN = TRANSMIT CHARACTER
4. W = WRITE
Figure 6-5. Transmitter Timing Diagram
Following transmission of the stop bits, if a new character is not available in the transmitter
holding register, the TxDx output remains high ('mark' condition), and the transmitter
empty bit (TxEMP) in the DUSR is set. Transmission resumes and the TxEMP bit is
cleared when the CPU loads a new character into the transmitter buffer (DUTB). If a
disable command is sent to the transmitter, it continues operating until the character in the
MOTOROLA
MC68306 USER'S MANUAL
6-9