English
Language : 

PIC24FJ128GA Datasheet, PDF (55/232 Pages) Microchip Technology – General Purpose, 16-Bit Flash Microcontrollers
PIC24FJ128GA FAMILY
TABLE 5-1: RESET FLAG BIT OPERATION
Flag Bit
Setting Event
TRAPR (RCON<15>)
Trap conflict event
IOPR (RCON<14>)
Illegal opcode or uninitialized W register access
EXTR (RCON<7>)
MCLR Reset
SWR (RCON<6>)
RESET instruction
WDTO (RCON<4>)
WDT time-out
SLEEP (RCON<3>)
PWRSAV #SLEEP instruction
IDLE (RCON<2>)
PWRSAV #IDLE instruction
BOR (RCON<1>)
POR, BOR
POR (RCON<0>)
POR
Note: All Reset flag bits may be set or cleared by the user software.
Clearing Event
POR
POR
POR
POR
PWRSAV instruction, POR
POR
POR
—
—
5.1 Clock Source Selection at Reset
If clock switching is enabled, the system clock source
at device Reset is chosen as shown in Table 5-2. If
clock switching is disabled, the system clock source is
always selected according to the oscillator Configura-
tion bits. Refer to 7.0 “Oscillator Configuration” for
further details.
TABLE 5-2:
Reset Type
POR
BOR
MCLR
WDTR
SWR
OSCILLATOR SELECTION vs.
TYPE OF RESET (CLOCK
SWITCHING ENABLED)
Clock Source Determinant
Oscillator Configuration Bits
(FNOSC2:FNOSC0)
COSC Control bits
(OSCCON<14:12>)
5.2 Device Reset Times
The Reset times for various types of device Reset are
summarized in Table 5-3. Note that the system Reset
signal, SYSRST, is released after the POR and PWRT
delay times expire.
The time that the device actually begins to execute
code will also depend on the system oscillator delays,
which include the Oscillator Start-up Timer (OST) and
the PLL lock time. The OST and PLL lock times occur
in parallel with the applicable SYSRST delay times.
The FSCM delay determines the time at which the
FSCM begins to monitor the system clock source after
the SYSRST signal is released.
© 2006 Microchip Technology Inc.
Preliminary
DS39747C-page 53