PIC24FJ128GA Datasheet, PDF (128/232 Pages) Microchip Technology – General Purpose, 16-Bit Flash Microcontrollers

PIC24FJ128GA FAMILY
REGISTER 15-1: I2CxCON: I2Cx CONTROL REGISTER
Upper Byte:
R/W-0
U-0
I2CEN
—
bit 15
R/W-0 R/W-1 HC R/W-0
I2CSIDL SCLREL IPMIEN
R/W-0
A10M
R/W-0
DISSLW
R/W-0
SMEN
bit 8
Lower Byte:
R/W-0
R/W-0
GCEN STREN
bit 7
R/W-0
ACKDT
R/W-0 HC R/W-0 HC R/W-0 HC R/W-0 HC R/W-0 HC
ACKEN RCEN
PEN
RSEN
SEN
bit 0
bit 15
bit 14
bit 13
bit 12
bit 11
bit 10
bit 9
bit 8
bit 7
.
I2CEN: I2Cx Enable bit
1 = Enables the I2Cx module and configures the SDAx and SCLx pins as serial port pins
0 = Disables I2Cx module. All I²C pins are controlled by port functions.
Unimplemented: Read as ‘0’
I2CSIDL: Stop in Idle Mode bit
1 = Discontinue module operation when device enters an Idle mode
0 = Continue module operation in Idle mode
SCLREL: SCLx Release Control bit (when operating as I²C Slave)
1 = Release SCLx clock
0 = Hold SCLx clock low (clock stretch)
If STREN = 1:
Bit is R/W (i.e., software may write ‘0’ to initiate stretch and write ‘1’ to release clock).
Hardware clear at beginning of slave transmission.
Hardware clear at end of slave reception.
If STREN = 0:
Bit is R/S (i.e., software may only write ‘1’ to release clock).
Hardware clear at beginning of slave transmission.
IPMIEN: Intelligent Peripheral Management Interface (IPMI) Enable bit
1 = IPMI Support mode is enabled; all addresses Acknowledged
0 = IPMI mode disabled
A10M: 10-bit Slave Address bit
1 = I2CxADD is a 10-bit slave address
0 = I2CxADD is a 7-bit slave address
DISSLW: Disable Slew Rate Control bit
1 = Slew rate control disabled
0 = Slew rate control enabled
SMEN: SMBus Input Levels bit
1 = Enable I/O pin thresholds compliant with SMBus specification
0 = Disable SMBus input thresholds
GCEN: General Call Enable bit (when operating as I²C slave)
1 = Enable interrupt when a general call address is received in the I2CRSR
(module is enabled for reception)
0 = General call address disabled
Legend:
R = Readable bit
-n = Value at POR
W = Writable bit
‘1’ = Bit is set
U = Unimplemented bit, read as ‘0’
HS = Set in Hardware
HC = Cleared in Hardware
‘0’ = Bit is cleared
x = Bit is unknown
DS39747C-page 126
Preliminary
© 2006 Microchip Technology Inc.