|
PXB4219 Datasheet, PDF (17/290 Pages) Infineon Technologies AG – IWE8 Interworking Element for 8 E1/T1 Lines | |||
|
◁ |
PXB4219 / PXB4220 / PXB4221
Overview
1
Overview
The Interworking Element for 8 E1/T1 Lines PXB4219 / PXB4220 / PXB4221 (IWE8) is
a member of Infineonâs ATM chip set. Together with framing and line interface
components (e.g. Infineonâs QuadFALC PEB 22554) the IWE8 serves as gateway
between Asynchronous Transfer Mode (ATM) networks and timeslot based PDH
networks.
Each of the 8 E1 or T1 input and output ports can be configured independently to operate
in one of two basic modes:
ATM Mode
ATM mode ports operate as an ATM User Network Interface (UNI) at 2.048 Mbit/s (E1)
or 1.544 Mbit/s (T1).
The device supports mapping of ATM cells in T1/E1 frames according to ITU-T G.804,
âATM Cell Mapping into Plesiochronous Digital Hierarchy (PDH)â [26] and ATM Forum,
âATM on Fractional E1/T1â [9].
It implements all Transmission Convergence (TC) sublayer functions of the Physical
Layer (PHY) defined in ITU-T I.432, âB-ISDN User-network Interface - Physical layer
Specificationâ [32]
AAL Mode
AAL mode ports operate as an ATM Circuit Emulation Service Interworking Function
(CES-IWF) between Constant Bit Rate (CBR) equipment and an ATM network as
described by the ATM Forum, âCircuit Emulation Services Version 2.0" [10]. (only PXB
4220/4221)
The CBR circuits are converted into ATM constant bit-rate virtual channels using the
ATM Adaptation Layer type 1 (AAL1) as defined in I.363.1, âB-ISDN ATM Adaptation
Layer Specification, Types 1 and 2" [31] or without any ATM Adaptation Layer overhead,
which will be referred as AAL type 0 throughout the rest of this document.
The IWE8 provides the segmentation and reassembly function.
Both the âUnstructured DS1/E1 Serviceâ and the âStructured DS1/E1 N x 64 kbit/s Basic
Serviceâ as described in the âCircuit Emulation Services Version 2.0" by the ATM Forum
in [10] are supported. For simplicity reasons the shorthand notation âUnstructured CESâ
will be used to identify the âUnstructured DS1/E1 Serviceâ while the âStructured DS1/E1
N x 64 kbit/s Serviceâ will be referred to as âStructured CESâ throughout the rest of this
document.
Data Sheet
17
2002-05-06
|
▷ |