English
Language : 

PXF4336 Datasheet, PDF (14/425 Pages) Infineon Technologies AG – ABM Premium ATM Buf fer Manager
ABM-P
PXF 4336 V1.1
List of Tables
Page
Table 5-12
Table 5-13
Table 7-1
Table 7-2
Table 7-3
Table 7-5
Table 7-4
Table 7-7
Table 7-6
Table 7-8
Table 7-9
Table 7-10
Table 7-11
Table 7-12
Table 7-13
Table 7-14
Table 7-15
Table 7-17
Table 7-16
Table 7-18
Table 7-19
Table 7-20
Table 7-21
Table 7-22
Table 7-23
Table 7-24
Table 7-25
Table 7-26
Table 7-27
Table 7-28
Table 7-29
Table 7-30
Table 7-31
Table 8-1
Table 8-2
Table 8-3
Table 8-4
Table 8-5
Table 8-6
Table 8-7
Table 8-8
Table 8-9
SSRAM and SDRAM Type Examples . . . . . . . . . . . . . . . . . . . . . . . . 176
Serial SPI Bus EEPROM Type Example . . . . . . . . . . . . . . . . . . . . . . 177
Color Convention for Internal Table Field Illustration . . . . . . . . . . . . . 183
ABM-P Registers Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 183
External RAM Sizes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 215
WAR Register Mapping for DTC Table access . . . . . . . . . . . . . . . . 235
Registers DTC Upstream/Downstream Table Access . . . . . . . . . . . . 235
WAR Register Mapping for LCI Table Access . . . . . . . . . . . . . . . 237
Registers for LCI Table Access . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 237
Registers for TCT Table Access . . . . . . . . . . . . . . . . . . . . . . . . . . . . 241
WAR Register Mapping for TCT Table Access . . . . . . . . . . . . . . . . 242
Registers for Queue Configuration Table Access . . . . . . . . . . . . . . . 258
WAR Register Mapping for LCI Table Access . . . . . . . . . . . . . . . . . 259
Registers for SBOC Table Access . . . . . . . . . . . . . . . . . . . . . . . . . . . 270
WAR Register Mapping for SBOC Table Access . . . . . . . . . . . . . . 271
Registers for MGT Table Access . . . . . . . . . . . . . . . . . . . . . . . . . . . . 277
WAR Register Mapping for MGT Table Access . . . . . . . . . . . . . . . . 278
WAR Register Mapping for DTC Table access . . . . . . . . . . . . . . . . 286
Registers QCIT Table Access . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 286
Registers for QPT1 Upstream Table Access . . . . . . . . . . . . . . . . . . . 296
Registers for QPT1 Downstream Table Access . . . . . . . . . . . . . . . . 296
WAR Register Mapping for QPT Table Access . . . . . . . . . . . . . . . . 297
Registers for QPT2 Upstream Table Access . . . . . . . . . . . . . . . . . . . 300
Registers for QPT2 Downstream Table Access . . . . . . . . . . . . . . . . 300
WAR Register Mapping for QPT Table Access . . . . . . . . . . . . . . . . 301
Registers SCTI Upstream Table Access . . . . . . . . . . . . . . . . . . . . . . 306
Registers SCTI Downstream Table Access . . . . . . . . . . . . . . . . . . . . 307
Registers SCTF Upstream Table Access . . . . . . . . . . . . . . . . . . . . . 316
Registers SCTF Downstream Table Access . . . . . . . . . . . . . . . . . . . 316
WAR Register Mapping for SCTFU/SCTFD Table access . . . . . . . 317
Registers for AVT Table Access . . . . . . . . . . . . . . . . . . . . . . . . . . . . 329
WAR Register Mapping for AVT Table Access . . . . . . . . . . . . . . . . 330
Extended RAM Address Range for Test Access . . . . . . . . . . . . . . . . 351
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 398
Operating Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 398
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 399
Clock Frequencies . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 402
Microprocessor Interface Write Cycle Timing (Intel) . . . . . . . . . . . . . 403
Microprocessor Interface Read Cycle Timing (Intel) . . . . . . . . . . . . . 404
Microprocessor Interface Write Cycle Timing (Motorola) . . . . . . . . . . 405
Microprocessor Interface Read Cycle Timing (Motorola). . . . . . . . . . 406
Transmit Timing (16-Bit Data Bus, 50 MHz Cell Mode, Single PHY). 409
Data Sheet
14
2001-12-17