DS001 Datasheet, PDF (5/99 Pages) Xilinx, Inc – Spartan-II FPGA Family

R
Spartan-II FPGA Family: Introduction and Ordering Information
Ordering Information
Spartan-II devices are available in both standard and Pb-free packaging options for all device/package combinations. The
Pb-free packages include a special "G" character in the ordering code.
Standard Packaging
Pb-Free Packaging
Example: XC2S50 -6 PQ 208 C
Device Type
Speed Grade
Package Type
Temperature Range
Number of Pins
DS077-1_01a_072204
Example: XC2S50 -6 PQ G 208 C
Device Type
Speed Grade
Package Type
Temperature Range
Number of Pins
Pb-free
DS077-1_01b_072204
Device Ordering Options
Device
Speed Grade
Number of Pins / Package Type
XC2S15
XC2S30
-5 Standard Performance
-6 Higher Performance⁽¹⁾
VQ(G)100 100-pin Plastic Very Thin QFP
CS(G)144 144-ball Chip-Scale BGA
XC2S50
XC2S100
XC2S150
XC2S200
TQ(G)144 144-pin Plastic Thin QFP
PQ(G)208 208-pin Plastic QFP
FG(G)256 256-ball Fine Pitch BGA
FG(G)456 456-ball Fine Pitch BGA
Notes:
1. The -6 speed grade is exclusively available in the Commercial temperature range.
Temperature Range (T_J)
C = Commercial 0°C to +85°C
I = Industrial –40°C to +100°C
Device Part Marking
Device Type
Package
Speed
Operating Range
R
SPARTAN ^R
XC2S50^TM
PQ208AFP0025
A1134280A
6C
Date Code
Lot Code
Sample package with part marking
for XC2S50-6PQ208C.
ds001-1_02_090303
DS001-1 (v2.8) June 13, 2008
Product Specification
www.xilinx.com
Module 1 of 4
5