English
Language : 

DS001 Datasheet, PDF (44/99 Pages) Xilinx, Inc – Spartan-II FPGA Family
R
Spartan-II FPGA Family: Functional Description
GTL
A sample circuit illustrating a valid termination technique for
GTL is shown in Figure 42. Table 20 lists DC voltage
specifications for the GTL standard. See "DC
Specifications" in Module 3 for the actual FPGA
characteristics.
GTL
VTT = 1.2V
VTT = 1.2V
50Ω
VCCO = NA
Z = 50
50Ω
VREF = 0.8V
DS001_43_061200
Figure 42: Terminated GTL
Table 20: GTL Voltage Specifications
Parameter
Min
Typ
Max
VCCO
VREF = N × VTT(1)
-
N/A
-
0.74
0.8
0.86
VTT
1.14
1.2
1.26
VIH ≥ VREF + 0.05
0.79
0.85
-
VIL ≤ VREF – 0.05
-
0.75 0.81
VOH
-
-
-
VOL
-
0.2
0.4
IOH at VOH (mA)
-
-
-
IOL at VOL (mA) at 0.4V
32
-
-
IOL at VOL (mA) at 0.2V
-
-
40
Notes:
1. N must be greater than or equal to 0.653 and less than or
equal to 0.68.
GTL+
A sample circuit illustrating a valid termination technique for
GTL+ appears in Figure 43. DC voltage specifications
appear in Table 21 for the GTL+ standard. See "DC
Specifications" in Module 3 for the actual FPGA
characteristics.
GTL+
VTT = 1.5V
VTT = 1.5V
50Ω
VCCO = NA
Z = 50
50Ω
VREF = 1.0V
DS001_43_061200
Figure 43: Terminated GTL+
Table 21: GTL+ Voltage Specifications
Parameter
Min
Typ
Max
VCCO
VREF = N × VTT(1)
-
-
-
0.88
1.0
1.12
VTT
1.35
1.5
1.65
VIH ≥ VREF + 0.1
0.98
1.1
-
VIL ≤ VREF – 0.1
-
0.9
1.02
VOH
-
-
-
VOL
0.3
0.45
0.6
IOH at VOH (mA)
-
-
-
IOL at VOL (mA) at 0.6V 36
-
-
IOL at VOL (mA) at 0.3V
-
-
48
Notes:
1. N must be greater than or equal to 0.653 and less than or
equal to 0.68.
HSTL Class I
A sample circuit illustrating a valid termination technique for
HSTL_I appears in Figure 44. DC voltage specifications
appear in Table 22 for the HSTL_1 standard. See "DC
Specifications" in Module 3 for the actual FPGA
characteristics.
HSTL Class I
VCCO = 1.5V
VTT = 0.75V
50Ω
Z = 50
VREF = 0.75V
DS001_44_061200
Figure 44: Terminated HSTL Class I
Table 22: HSTL Class I Voltage Specification
Parameter
Min
Typ
Max
VCCO
VREF
VTT
VIH
VIL
VOH
VOL
IOH at VOH (mA)
IOL at VOL (mA)
1.40
0.68
-
VREF + 0.1
-
VCCO – 0.4
–8
8
1.50
0.75
VCCO × 0.5
-
-
-
-
-
1.60
0.90
-
-
VREF – 0.1
-
0.4
-
-
DS001-2 (v2.8) June 13, 2008
Product Specification
www.xilinx.com
Module 2 of 4
44