English
Language : 

COP8AME9_14 Datasheet, PDF (41/102 Pages) Texas Instruments – COP8AME9 8-Bit CMOS Flash Microcontroller with 8k Memory, Dual Op Amps, Virtual EEPROM, Temperature Sensor, 10-Bit A/D and Brownout Reset
www.ti.com
COP8AME9, COP8ANE9
SNOS930F – MARCH 2001 – REVISED MARCH 2013
Figure 20. Diagram of Power Save Modes
POWER SAVE MODE CONTROL REGISTER
The ITMR control register allows for navigation between the three different modes of operation. It is also used for
the Idle Timer. The register bit assignments are shown below. This register is cleared to 40 (hex) by Reset as
shown below.
LSON
HSON
DCEN
CCK
SEL
RSVD
ITSEL2
ITSEL1
ITSEL0
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
LSON: This bit is used to turn-on the low-speed oscillator. When LSON = 0, the low speed oscillator is off. When
LSON = 1, the low speed oscillator is on. There is a startup time associated with this oscillator. See the
Oscillator Circuits section.
HSON: This bit is used to turn-on the high speed oscillator. When HSON = 0, the high speed oscillator is off.
When HSON = 1, the high speed oscillator is on. There is a startup time associated with this oscillator.
See the startup time table in the Oscillator Circuits section.
DCEN: This bit selects the clock source for the Idle Timer. If this bit = 0, then the high speed clock is the clock
source for the Idle Timer. If this bit = 1, then the low speed clock is the clock source for the Idle Timer.
The low speed oscillator must be started and stabilized before setting this bit to a 1.
CCKSEL: This bit selects whether the high speed clock or low speed clock is gated to the microcontroller core.
When this bit = 0, the Core clock will be the high speed clock. When this bit = 1, then the Core clock will
be the low speed clock. Before switching this bit to either state, the appropriate clock should be turned on
and stabilized.
DCEN
0
1
1
0
CCKSEL
0
0
1
1
High Speed Mode. Core and Idle Timer Clock = High Speed
Dual Clock Mode. Core clock = High Speed; Idle Timer = Low Speed
Low Speed Mode. Core and Idle Timer Clock = Low Speed
Invalid. If this is detected, the Low Speed Mode will be forced.
Copyright © 2001–2013, Texas Instruments Incorporated
Submit Documentation Feedback
41
Product Folder Links: COP8AME9 COP8ANE9