CDCE62005 Datasheet, PDF (25/76 Pages) Texas Instruments – Five/Ten Output Clock Generator/Jitter Cleaner With Integrated Dual VCOs

CDCE62005
www.ti.com........................................................................................................................................................................................... SCAS862 – NOVEMBER 2008
The CDCE62005 on-board EEPROM has been factory preset to the default settings listed in the table below.
REGISTER
REG0000
REG0001
REG0002
REG0003
REG0004
REG0005
REG0006
REG0007
REG0008 (RAM)
DEFAULT SETTING
8184032
8184030
8186030
EB86030
0186031
101C0BE
04BE19A
BD0037F
80005DD
The Default configurations programmed in the device is set to: Primary and Secondary are set to LVPECL AC
termination and the Auxiliary input is enabled. The Smart Mux is set to auto select among Primary, Secondary
and Auxiliary. Reference is set at 25MHz and the dividers are selected to run the VCO at 1875MHz.
Output 0 & 1 are set to output 156.25MHz with LVPECL signaling
Output 2 is set to output 125MHz/ LVPECL
Output 3 is set to output 125MHz/ LVDS
Output 4 is set to output 125MHz/ LVCMOS
Copyright © 2008, Texas Instruments Incorporated
Product Folder Link(s) :CDCE62005
Submit Documentation Feedback
25