CDCE62005 Datasheet, PDF (19/76 Pages) Texas Instruments – Five/Ten Output Clock Generator/Jitter Cleaner With Integrated Dual VCOs

CDCE62005
www.ti.com........................................................................................................................................................................................... SCAS862 – NOVEMBER 2008
PHASE NOISE ANALYSIS
Table 1. Device Output Phase Noise for 30.72 MHz External Reference
Phase Noise Specifications under following configuration: VCO = 1966.08 MHz, REF = 30.72 MHz,
PFD Frequency = 30.72 MHz, Charge Pump Current = 1.5 mA Loop BW = 400 kHz at 3.3 V and 25°C
Phase Noise
Reference 30.72
MHz
LVPECL 491.52
MHz
LVDS
491.52 MHz
LVCMOS Unit
122.88
MHz
10 Hz
-108
–81
–81
–92
dBc/Hz
100 Hz
-130
–94
–96
–108 dBc/Hz
1 kHz
-134
–106
–106
–118 dBc/Hz
10 kHz
-152
–119
–119
–132 dBc/Hz
100 kHz
-156
–121
–122
–134 dBc/Hz
1 MHz
-157
–131
–131
–143 dBc/Hz
10 MHz
—
–145
–144
–150 dBc/Hz
20 MHz
—
–145
–144
–150 dBc/Hz
Jitter(RMS)
193
307
315
377
fs
10k~20 MHz
Table 2. Device Output Phase Noise for 25 MHz Crystal Reference
Phase Noise Specifications under following configuration: VCO = 2000.00 MHz, AUX-REF = 25.00
MHz,
PFD Frequency = 25.00 MHz, Charge Pump Current = 1.5 mA Loop BW = 400 kHz at 3.3 V and 25°C
Phase Noise Referenc LVPECL 500 MHz LVDS 250 MHz LVCMOS 125 MHz Unit
e 25 MHz
10 Hz
—
-57
-62
-68
dBc/Hz
100 Hz
—
-90
-95
-102
dBc/Hz
1 kHz
—
-107
-113
-119
dBc/Hz
10 kHz
—
-115
-122
-128
dBc/Hz
100 kHz
—
-118
-124
-130
dBc/Hz
1 MHz
—
-130
-137
-143
dBc/Hz
10 MHz
—
-145
-147
-150
dBc/Hz
20 MHz
—
-145
-147
-150
dBc/Hz
Jitter(RMS)
10k~20 MHz
389
405
437
fs
Copyright © 2008, Texas Instruments Incorporated
Product Folder Link(s) :CDCE62005
Submit Documentation Feedback
19