CDCE62005 Datasheet, PDF (22/76 Pages) Texas Instruments – Five/Ten Output Clock Generator/Jitter Cleaner With Integrated Dual VCOs

CDCE62005
SCAS862 – NOVEMBER 2008........................................................................................................................................................................................... www.ti.com
DEVICE CONFIGURATION
The Functional Description Section described four different functional blocks contained within the CDCE62005.
Figure 16 depicts these blocks along with a high-level functional block diagram of the circuit elements comprising
each block. The balance of this section focuses on a detailed discussion of each functional block from the
perspective of how to configure them.
Smart
MUX
Synthesizer
Block
Output Blocks
Output
Channel 0
Input
Block
Interface
&
Control
Frequency
Synthesizer
Device
Registers
Interface
&
Control
Block
Output
Channel 1
Output
Channel 2
Output
Channel 3
EEPROM
Output
Channel 4
Figure 16. CDCE62005 Circuit Blocks
Throughout this section, references to Device Register memory locations follow the following convention:
Register Number (s)
Register 5
5432
5.2
RAM Bit Number (s)
Figure 17. Device Register Reference Convention
22
Submit Documentation Feedback
Product Folder Link(s) :CDCE62005
Copyright © 2008, Texas Instruments Incorporated