K4N56163QF Datasheet, PDF (15/73 Pages) Samsung semiconductor – 256Mbit gDDR2 SDRAM

K4N56163QF-GC
256M gDDR2 SDRAM
Parameter
Symbol
ODT turn-off
t_AOF
ODT turn-off (Power-Down
mode)
t_AOFPD
ODT to power down entry
latency
tANPD
ODT power down exit latency tAXPD
OCD drive mode output delay tOIT
Minimum time clocks remains
ON after CKE
asynchronously drops LOW
tDelay
- 25
min
tAC
(min)
max
tAC
(max)+ 0.6
tAC(min)+2
3.5tCK+tA
C(max)+1
- 30
min
tAC
(min)
max
tAC
(max)+ 0.6
tAC(min)+2
2.5tCK+tA
C(max)+1
- 37
min
max
Units
tAC
(min)
tAC
(max)+ 0.6
ns
tAC(min)+
2
2.5tCK+
tAC(max)+
1
ns
3
3
3
tCK
8
8
8
tCK
0
12
0
12
0
12
ns
tIS+tCK
+tIH
tIS+tCK
+tIH
tIS+tCK
+tIH
ns
Notes
26
24
General notes, which may apply for all AC parameters
1. Slew Rate Measurement Levels
a. Output slew rate for falling and rising edges is measured between VTT - 250 mV and VTT + 250 mV for
single ended signals. For differential signals (e.g. DQS - DQS) output slew rate is measured between DQS - DQS = -500 mV
and DQS - DQS = +500mV. Output slew rate is guaranteed by design, but is not necessarily tested on each device.
b. Input slew rate for single ended signals is measured from dc-level to ac-level: from VREF - 125 mV to VREF + 250 mV for rising
edges and from VREF + 125 mV and VREF - 250 mV for falling edges.
For differential signals (e.g. CK - CK) slew rate for rising edges is measured from CK - CK = -250 mV to CK - CK = +500 mV
(250mV to -500 mV for falling egdes).
c. VID is the magnitude of the difference between the input voltage on CK and the input voltage on CK, or between DQS and DQS
for differential strobe.
2. gDDR2 SDRAM AC timing reference load
Following figure represents the timing reference load used in defining the relevant timing parameters of the part. It is not intended to
be either a precise representation of the typical system environment or a depiction of the actual load presented by a production tester.
System designers will use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers
will correlate to their production test conditions (generally a coaxial transmission line terminated at the tester electronics).
VDDQ
DUT
DQ
DQS
DQS ^Output
Timing
reference
point
25Ω
<AC Timing Reference Load>
V_TT = V_DDQ/2
The output timing reference voltage level for single ended signals is the crosspoint with VTT. The output timing reference voltage level
for differential signals is the crosspoint of the true (e.g. DQS) and the complement (e.g. DQS) signal.
- 15 -
Rev 1.6 (Apr. 2005)