PIC18F87J11_12 Datasheet, PDF (92/466 Pages) Microchip Technology – 64/80-Pin, High-Performance, 1-Mbit Flash Microcontrollers

PIC18F87J11 FAMILY
FIGURE 6-10:
COMPARING ADDRESSING OPTIONS FOR BIT-ORIENTED AND
BYTE-ORIENTED INSTRUCTIONS (EXTENDED INSTRUCTION SET ENABLED)
EXAMPLE INSTRUCTION: ADDWF, f, d, a (Opcode: 0010 01da ffff ffff)
When a = 0 and f  60h:
The instruction executes in
Direct Forced mode. ‘f’ is
interpreted as a location in the
Access RAM between 060h
and FFFh. This is the same as
locations F60h to FFFh
(Bank 15) of data memory.
Locations below 060h are not
available in this addressing
mode.
When a = 0 and f5Fh:
The instruction executes in
Indexed Literal Offset mode. ‘f’
is interpreted as an offset to the
address value in FSR2. The
two are added together to
obtain the address of the target
register for the instruction. The
address can be anywhere in
the data memory space.
Note that in this mode, the
correct syntax is now:
ADDWF [k], d
where ‘k’ is the same as ‘f’.
When a = 1 (all values of f):
The instruction executes in
Direct mode (also known as
Direct Long mode). ‘f’ is
interpreted as a location in
one of the 16 banks of the data
memory space. The bank is
designated by the Bank Select
Register (BSR). The address
can be in any implemented
bank in the data memory
space.
000h
060h
100h
Bank 0
Bank 1
through
Bank 14
F00h
F60h
FFFh
Bank 15
SFRs
Data Memory
000h
060h
100h
Bank 0
Bank 1
through
Bank 14
F00h
F60h
FFFh
Bank 15
SFRs
Data Memory
000h
060h
100h
Bank 0
Bank 1
through
Bank 14
F00h
F60h
FFFh
Bank 15
SFRs
Data Memory
00h
60h
Valid range
for ‘f’
FFh
Access RAM
001001da ffffffff
FSR2H FSR2L
BSR
00000000
001001da ffffffff
DS39778E-page 92
 2007-2012 Microchip Technology Inc.