English
Language : 

PIC18F87J11_12 Datasheet, PDF (458/466 Pages) Microchip Technology – 64/80-Pin, High-Performance, 1-Mbit Flash Microcontrollers
PIC18F87J11 FAMILY
PUSH and POP Instructions .............................................. 72
PUSHL ............................................................................. 392
PWM (CCP Module)
Associated Registers ............................................... 218
Duty Cycle ................................................................ 216
Example Frequencies/Resolutions .......................... 217
Operation Setup ....................................................... 217
Period ....................................................................... 216
PR2/PR4 Registers .................................................. 216
TMR2 (TMR4) to PR2 (PR4) Match ......................... 216
TMR2 to PR2 Match ................................................ 224
TMR4 to PR4 Match ................................................ 209
PWM (ECCP Module) ...................................................... 224
CCPR1H:CCPR1L Registers ................................... 224
Direction Change in Full-Bridge Output Mode ......... 229
Duty Cycle ................................................................ 225
Effects of a Reset ..................................................... 234
Enhanced PWM Auto-Shutdown ............................. 231
Example Frequencies/Resolutions .......................... 225
Full-Bridge Mode ...................................................... 228
Full-Bridge Output Application Example .................. 229
Half-Bridge Mode ..................................................... 227
Half-Bridge Output Mode Applications Example ...... 227
Output Configurations .............................................. 225
Output Relationships (Active-High) .......................... 226
Output Relationships (Active-Low) ........................... 226
Period ....................................................................... 224
Programmable Dead-Band Delay ............................ 231
Setup for PWM Operation ........................................ 234
Start-up Considerations ........................................... 233
Q
Q Clock .................................................................... 217, 225
R
RAM. See Data Memory.
RC_IDLE Mode .................................................................. 53
RC_RUN Mode .................................................................. 50
RCALL .............................................................................. 377
RCON Register
Bit Status During Initialization .................................... 60
Reader Response ............................................................ 450
Reference Clock Output ..................................................... 44
Register File ....................................................................... 78
Register File Summary ................................................. 82–86
Registers
ADCON0 (A/D Control 0) ......................................... 309
ADCON1 (A/D Control 1) ......................................... 310
ANCON0 (A/D Port Configuration 0) ........................ 311
ANCON1 (A/D Port Configuration 1) ........................ 311
BAUDCONx (Baud Rate Control) ............................ 288
CCPxCON (CCPx Control – CCP4, CCP5) ............. 211
CCPxCON (ECCPx Control) .................................... 219
CMSTAT (Comparator Output Status) ..................... 321
CMxCON (Comparator x Control) ............................ 320
CONFIG1H (Configuration 1 High) .......................... 333
CONFIG1L (Configuration 1 Low) ............................ 333
CONFIG2H (Configuration 2 High) .......................... 335
CONFIG3H (Configuration 3 High) .......................... 337
CONFIG3L (Configuration 3 Low) ...................... 69, 336
CVRCON (Comparator Voltage
Reference Control) ........................................... 328
DEVID1 (Device ID 1) .............................................. 338
DEVID2 (Device ID 2) .............................................. 338
ECCPxAS (ECCPx Auto-Shutdown Control) ........... 232
ECCPxDEL (ECCPx PWM Delay) ........................... 232
DS39778E-page 458
EECON1 (EEPROM Control 1) ................................. 97
INTCON (Interrupt Control) ...................................... 121
INTCON2 (Interrupt Control 2) ................................. 122
INTCON3 (Interrupt Control 3) ................................. 123
IPR1 (Peripheral Interrupt Priority 1) ....................... 130
IPR2 (Peripheral Interrupt Priority 2) ....................... 131
IPR3 (Peripheral Interrupt Priority 3) ....................... 132
MEMCON (External Memory Bus Control) .............. 106
ODCON1 (Peripheral Open-Drain Control 1) .......... 138
ODCON2 (Peripheral Open-Drain Control 2) .......... 138
ODCON3 (Peripheral Open-Drain Control 3) .......... 138
OSCCON (Oscillator Control) .................................... 38
OSCTUNE (Oscillator Tuning) ................................... 39
PADCFG1 (I/O Pad Configuration Control) ............. 139
PIE1 (Peripheral Interrupt Enable 1) ........................ 127
PIE2 (Peripheral Interrupt Enable 2) ........................ 128
PIE3 (Peripheral Interrupt Enable 3) ........................ 129
PIR1 (Peripheral Interrupt Request (Flag) 1) ........... 124
PIR2 (Peripheral Interrupt Request (Flag) 2) ........... 125
PIR3 (Peripheral Interrupt Request (Flag) 3) ........... 126
PMADDRH (Parallel Port Address High Byte,
Master Modes Only) ........................................ 174
PMCONH (Parallel Port Control High Byte) ............. 168
PMCONL (Parallel Port Control Low Byte) .............. 169
PMEH (Parallel Port Enable High Byte) ................... 171
PMEL (Parallel Port Enable Low Byte) .................... 172
PMMODEH (Parallel Port Mode High Byte) ............ 170
PMMODEL (Parallel Port Mode Low Byte) .............. 171
PMSTATH (Parallel Port Status High Byte) ............. 172
PMSTATL (Parallel Port Status Low Byte) .............. 173
RCON (Reset Control) ....................................... 56, 133
RCSTAx (EUSARTx Receive Status and Control) .. 287
REFOCON (Reference Oscillator Control) ................ 45
SSPxCON1 (MSSPx Control 1, I2C Mode) .............. 250
SSPxCON1 (MSSPx Control 1, SPI Mode) ............. 240
SSPxCON2 (MSSPx Control 2, I2C Master Mode) .. 251
SSPxCON2 (MSSPx Control 2, I2C Slave Mode) .... 252
SSPxMSK (MSSPx I2C Slave Address Mask) ......... 252
SSPxSTAT (MSSPx Status, I2C Mode) ................... 249
SSPxSTAT (MSSPx Status, SPI Mode) .................. 239
STATUS .................................................................... 87
STKPTR (Stack Pointer) ............................................ 72
T0CON (Timer0 Control) ......................................... 193
T1CON (Timer1 Control) ......................................... 197
T2CON (Timer2 Control) ......................................... 203
T3CON (Timer3 Control) ......................................... 205
T4CON (Timer4 Control) ......................................... 209
TXSTAx (EUSARTx Transmit Status
and Control) ..................................................... 286
WDTCON (Watchdog Timer Control) ................ 81, 340
RESET ............................................................................. 377
Reset ................................................................................. 55
Brown-out Reset (BOR) ............................................. 55
Configuration Mismatch (CM) .................................... 55
MCLR Reset, During Power-Managed Modes .......... 55
MCLR Reset, Normal Operation ................................ 55
Power-on Reset (POR) .............................................. 55
RESET Instruction ..................................................... 55
Stack Full Reset ......................................................... 55
Stack Underflow Reset .............................................. 55
Watchdog Timer (WDT) Reset .................................. 55
 2007-2012 Microchip Technology Inc.