LAN9500 Datasheet, PDF (184/213 Pages) SMSC Corporation – USB 2.0 to 10/100 Ethernet Controller Promiscuous mode

LAN950x
7.5.10 SPECIAL MODES REGISTER
Index (In Decimal): 18
Size:
16 bits
Bits
Description
15:8 RESERVED
7:5 MODE
PHY Mode of operation. Refer to Table 7-7 for more details.
4:0 PHYADD
PHY Address. The PHY Address is used for the SMI address.
Type
RO
R/W
NASR
R/W
NASR
Default
-
111b
00001b
TABLE 7-7: MODE CONTROL
MODE
Mode Definitions
000b
001b
010b
011b
100b
101b
110b
111b
10BASE-T Half Duplex. Auto-negotiation disabled.
10BASE-T Full Duplex. Auto-negotiation disabled.
100BASE-TX Half Duplex. Auto-negotiation disabled.
CRS is active during Transmit & Receive.
100BASE-TX Full Duplex. Auto-negotiation disabled.
CRS is active during Receive.
100ase-TX Half Duplex is advertised. Auto-
negotiation enabled. CRS is active during Transmit &
Receive.
Repeater mode. Auto-negotiation enabled. 100BASE-
TX Half Duplex is advertised. CRS is active during
Receive.
RESERVED - Do not set the device in this mode.
All capable. Auto-negotiation enabled.
Default Register Bit Values
Register 0
Register 4
[13,12,8]
000
001
100
[8,7,6,5]
N/A
N/A
N/A
101
N/A
110
0100
110
0100
N/A
N/A
X1X
1111
DS00001875A-page 184
 2010 - 2015 Microchip Technology Inc.