English
Language : 

LAN9500 Datasheet, PDF (117/213 Pages) SMSC Corporation – USB 2.0 to 10/100 Ethernet Controller Promiscuous mode
LAN950x
7.3 System Control and Status Registers
TABLE 7-3: LAN950X DEVICE CONTROL AND STATUS REGISTER MAP
Address
Symbol
Register Name
000h
004h
008h
00Ch
010h
014h
ID_REV
RESERVED
INT_STS
RX_CFG
TX_CFG
HW_CFG
Device ID and Revision Register
Reserved for future expansion
Interrupt Status Register
Receive Configuration Register
Transmit Configuration Register
Hardware Configuration Register
018h
01Ch
020h
024h
028h
02Ch
030h
034h
038h
RX_FIFO_INF
TX_FIFO_INF
PMT_CTL
LED_GPIO_CFG
GPIO_CFG
AFC_CFG
E2P_CMD
E2P_DATA
BURST_CAP
Receive FIFO Information Register
Transmit FIFO Information Register
Power Management Control Register
LED General Purpose IO Configuration Register
General Purpose IO Configuration Register
Automatic Flow Control Configuration Register
EEPROM Command Register
EEPROM Data Register
Burst Cap Register
03Ch
040h
044h
048h
04Ch
050h
054h – 060h
064h
068h
RESERVED
DP_SEL
DP_CMD
DP_ADDR
DP_DATA0
DP_DATA1
RESERVED
GPIO_WAKE
INT_EP_CTL
Reserved for future expansion
Data Port Select Register
Data Port Command Register
Data Port Address Register
Data Port Data 0 Register
Data Port Data 1 Register
Reserved for future expansion
General Purpose IO Wake Enable and Polarity Register
Interrupt Endpoint Control Register
06Ch
070h
074h
078h
07Ch
080h – 09Fh
0A0h Note 7-1
0A4h Note 7-1
0A8h Note 7-1
BULK_IN_DLY
DBG_RX_FIFO_LVL
DBG_RX_FIFO_PTR
DBG_TX_FIFO_LVL
DBG_TX_FIFO_PTR
RESERVED
HS_ATTR
FS_ATTR
STRNG_ATTR0
Bulk In Delay Register
Receive FIFO Level Debug Register
Receive FIFO Pointer Debug Register
Transmit FIFO Level Debug Register
Transmit FIFO Pointer Debug Register
Reserved for future expansion
HS Descriptor Attributes Register
FS Descriptor Attributes Register
String Descriptor Attributes Register 0
0ACh Note 7-1 STRNG_ATTR1
String Descriptor Attributes Register 1
0B0h Note 7-1 FLAG_ATTR
Flag Attributes Register
0B4h – 0FFh RESERVED
Reserved for future expansion
Note 7-1 Featured in LAN9500A/LAN9500Ai to support custom operation without EEPROM. RESERVED in
LAN9500/LAN9500i.
 2010 - 2015 Microchip Technology Inc.
DS00001875A-page 117