LAN9500 Datasheet, PDF (145/213 Pages) SMSC Corporation – USB 2.0 to 10/100 Ethernet Controller Promiscuous mode

7.3.19 DATA PORT DATA 1 REGISTER (DP_DATA1)
Address:
050h
Size:
LAN950x
32 bits
The Data Port Data register holds the write data for a write access and the resultant read data for a read access.
Before reading the this register for the result of a read operation, the Data Port Ready bit should be checked. The Data
Port Ready bit must indicate the data port is ready. Otherwise the read operation is still in progress.
This register required when accessing the RX TLI and TX TLI RAMs. These RAMs have a width of 37 bits.
Bits
31:5 RESERVED
4:0 Data Port Data [36:32]
Description
Type
RO
R/W
Default
-
00h
 2010 - 2015 Microchip Technology Inc.
DS00001875A-page 145