LAN9500 Datasheet, PDF(119/213 Page) SMSC Corporation – USB 2.0 to 10/100 Ethernet Controller Promiscuous mode

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

LAN9500 Datasheet, PDF (119/213 Pages) SMSC Corporation – USB 2.0 to 10/100 Ethernet Controller Promiscuous mode

◁

LAN950x

7.3.2 INTERRUPT STATUS REGISTER (INT_STS)

Address:

008h

Size:

32 bits

Bits

31:19

10:0

Description

Type

RESERVED

MAC Reset Time Out (MACRTO_INT)

This interrupt signifies that the 8 ms reset watchdog timer has timed out. This

means that the Ethernet PHY is not supplying the rx_clk or tx_clk. After the

timer times out, the MAC reset is deasserted asynchronously.

TX Stopped (TXSTOP_INT)

This interrupt is asserted when the Stop Transmitter (STOP_TX) bit in

Transmit Configuration Register (TX_CFG) is set and the transmitter is

halted.

Note: The source of this interrupt is a pulse.

RX Stopped (RXSTOP_INT)

This interrupt is issued when the receiver is halted.

R/WC

Note: The source of this interrupt is a pulse.

PHY Interrupt (PHY_INT)

Indicates a PHY Interrupt event.

Note 1: Depending on configuration, this may report the interrupt status of

the internal or the external PHY.

2: The source of this interrupt is a level. The interrupt persists until it

is cleared in the PHY.

Transmitter Error (TXE)

When generated, indicates that the transmitter has encountered an error.

Refer to Section 5.4.2.5, "TX Error Detection" for a description of the

conditions that will cause a TXE.

Note: The source of this interrupt is a pulse.

TX Data FIFO Underrun Interrupt (TDFU)

Generated when the TX Data FIFO underruns.

Note: The source of this interrupt is a pulse.

TX Data FIFO Overrun Interrupt (TDFO)

Generated when the TX Data FIFO is full, and another write is attempted.

Note 1: This interrupt should never occur and indicates a catastrophic

hardware error.

R/WC

2: The source of this interrupt is a pulse.

RX Dropped Frame Interrupt (RXDF_INT)

This interrupt is issued whenever a receive frame is dropped.

Note: The source of this interrupt is a pulse.

GPIO [10:0] (GPIOx_INT)

Interrupts are generated from the GPIOs. These interrupts are configured

through the GPIO_CFG and LED_GPIO_CFG registers.

Note: The sources for these interrupts are a level.

R/WC

Note 7-5

Note 7-4

Note 7-5

The default depends on the state of the GPIO pin.

The clearing of a GPIOx_INT bit also clears the corresponding GPIO wake event.

Default

Note 7-4

ï£ 2010 - 2015 Microchip Technology Inc.

DS00001875A-page 119

▷