MC908JB16DWE Datasheet, PDF (88/332 Pages) Freescale Semiconductor, Inc – Microcontrollers

Central Processor Unit (CPU)
Table 6-1. Instruction Set Summary (Sheet 5 of 8)
Source
Form
Operation
INC opr
INCA
INCX
INC opr,X
INC ,X
INC opr,SP
JMP opr
JMP opr
JMP opr,X
JMP opr,X
JMP ,X
JSR opr
JSR opr
JSR opr,X
JSR opr,X
JSR ,X
LDA #opr
LDA opr
LDA opr
LDA opr,X
LDA opr,X
LDA ,X
LDA opr,SP
LDA opr,SP
LDHX #opr
LDHX opr
LDX #opr
LDX opr
LDX opr
LDX opr,X
LDX opr,X
LDX ,X
LDX opr,SP
LDX opr,SP
LSL opr
LSLA
LSLX
LSL opr,X
LSL ,X
LSL opr,SP
LSR opr
LSRA
LSRX
LSR opr,X
LSR ,X
LSR opr,SP
Increment
Jump
Jump to Subroutine
Load A from M
Load H:X from M
Load X from M
Logical Shift Left
(Same as ASL)
Logical Shift Right
Description
M ← (M) + 1
A ← (A) + 1
X ← (X) + 1
M ← (M) + 1
M ← (M) + 1
M ← (M) + 1
PC ← Jump Address
PC ← (PC) + n (n = 1, 2, or 3)
Push (PCL); SP ← (SP) – 1
Push (PCH); SP ← (SP) – 1
PC ← Unconditional Address
A ← (M)
H:X ← (M:M + 1)
X ← (M)
C
b7
0
b0
0
b7
C
b0
Effect on
CCR
VH I NZC
DIR
INH
↕
– –↕
↕
–
INH
IX1
IX
SP1
DIR
EXT
– – – – – – IX2
IX1
IX
DIR
EXT
– – – – – – IX2
IX1
IX
IMM
DIR
EXT
0 – –↕
↕
–
IX2
IX1
IX
SP1
SP2
0 – –↕
↕
–
IMM
DIR
IMM
DIR
EXT
0 – –↕
↕
–
IX2
IX1
IX
SP1
SP2
DIR
INH
↕
–
–↕
↕
↕
INH
IX1
IX
SP1
DIR
INH
↕
–
–
0↕
↕
INH
IX1
IX
SP1
3C dd 4
4C
1
5C
1
6C ff
4
7C
3
9E6C ff
5
BC dd 2
CC hh ll 3
DC ee ff 4
EC ff
3
FC
2
BD dd 4
CD hh ll 5
DD ee ff 6
ED ff
5
FD
4
A6 ii
2
B6 dd 3
C6 hh ll 4
D6 ee ff 4
E6 ff
3
F6
2
9EE6 ff
4
9ED6 ee ff 5
45 ii jj 3
55 dd 4
AE ii
2
BE dd 3
CE hh ll 4
DE ee ff 4
EE ff
3
FE
2
9EEE ff
4
9EDE ee ff 5
38 dd 4
48
1
58
1
68 ff
4
78
3
9E68 ff
5
34 dd 4
44
1
54
1
64 ff
4
74
3
9E64 ff
5
Technical Data
88
Central Processor Unit (CPU)
MC68HC908JB16 — Rev. 1.1
Freescale Semiconductor