English
Language : 

MC908GZ60CFUE Datasheet, PDF (83/352 Pages) Freescale Semiconductor, Inc – Standard features, Features of the CPU08
Addr.
Register Name
Bit 7
6
5
4
3
2
$0039
PLL Multiplier Select Low Read:
Register (PMSL) Write:
See page 86. Reset:
MUL7
0
MUL6
1
MUL5
0
MUL4
0
MUL3
0
MUL2
0
$003A
PLL VCO Select Range Read:
Register (PMRS) Write:
See page 87. Reset:
VRS7
0
VRS6
1
VRS5
0
VRS4
0
VRS3
0
VRS2
0
Read: 0
0
0
0
R
R
$003B
Reserved Register Write:
Reset: 0
0
0
0
0
0
= Unimplemented
R = Reserved
NOTES:
1. When AUTO = 0, PLLIE is forced clear and is read-only.
2. When AUTO = 0, PLLF and LOCK read as clear.
3. When AUTO = 1, ACQ is read-only.
4. When PLLON = 0 or VRS7:VRS0 = $0, BCS is forced clear and is read-only.
5. When PLLON = 1, the PLL programming register is read-only.
6. When BCS = 1, PLLON is forced set and is read-only.
Figure 4-3. CGM I/O Register Summary (Continued)
CGM Registers
1
MUL1
0
VRS1
0
R
0
Bit 0
MUL0
0
VRS0
0
R
1
4.5.1 PLL Control Register
The PLL control register (PCTL) contains the interrupt enable and flag bits, the on/off switch, the base
clock selector bit, and the VCO power-of-two range selector bits.
Address:
Read:
Write:
Reset:
$0036
Bit 7
PLLIE
0
6
5
4
3
2
PLLF
PLLON
BCS
R
R
0
1
0
0
0
= Unimplemented
R
= Reserved
Figure 4-4. PLL Control Register (PCTL)
1
VPR1
0
Bit 0
VPR0
0
PLLIE — PLL Interrupt Enable Bit
This read/write bit enables the PLL to generate an interrupt request when the LOCK bit toggles, setting
the PLL flag, PLLF. When the AUTO bit in the PLL bandwidth control register (PBWC) is clear, PLLIE
cannot be written and reads as 0. Reset clears the PLLIE bit.
1 = PLL interrupts enabled
0 = PLL interrupts disabled
PLLF — PLL Interrupt Flag Bit
This read-only bit is set whenever the LOCK bit toggles. PLLF generates an interrupt request if the
PLLIE bit also is set. PLLF always reads as 0 when the AUTO bit in the PLL bandwidth control register
(PBWC) is clear. Clear the PLLF bit by reading the PLL control register. Reset clears the PLLF bit.
1 = Change in lock condition
0 = No change in lock condition
MC68HC908GZ60 • MC68HC908GZ48 • MC68HC908GZ32 Data Sheet, Rev. 6
Freescale Semiconductor
83