English
Language : 

MC908GZ60CFUE Datasheet, PDF (274/352 Pages) Freescale Semiconductor, Inc – Standard features, Features of the CPU08
Timer Interface Module (TIM1)
18.8.4 TIM1 Channel Status and Control Registers
Each of the TIM1 channel status and control registers does the following:
• Flags input captures and output compares
• Enables input capture and output compare interrupts
• Selects input capture, output compare, or PWM operation
• Selects high, low, or toggling output on output compare
• Selects rising edge, falling edge, or any edge as the active input capture trigger
• Selects output toggling on TIM1 overflow
• Selects 0% and 100% PWM duty cycle
• Selects buffered or unbuffered output compare/PWM operation
Address: $0025
Bit 7
Read: CH0F
Write: 0
Reset: 0
T1SC0
6
CH0IE
0
5
MS0B
0
4
MS0A
0
3
ELS0B
0
2
ELS0A
0
1
TOV0
0
Bit 0
CH0MAX
0
Address: $0028
Bit 7
Read: CH1F
Write: 0
Reset: 0
T1SC1
6
5
0
CH1IE
0
0
= Unimplemented
4
MS1A
0
3
ELS1B
0
2
ELS1A
0
1
TOV1
0
Figure 18-8. TIM1 Channel Status and Control
Registers (T1SC0:T1SC1)
Bit 0
CH1MAX
0
CHxF — Channel x Flag Bit
When channel x is an input capture channel, this read/write bit is set when an active edge occurs on
the channel x pin. When channel x is an output compare channel, CHxF is set when the value in the
TIM1 counter registers matches the value in the TIM1 channel x registers.
Clear CHxF by reading the TIM1 channel x status and control register with CHxF set and then writing
a 0 to CHxF. If another interrupt request occurs before the clearing sequence is complete, then
writing 0 to CHxF has no effect. Therefore, an interrupt request cannot be lost due to inadvertent
clearing of CHxF.
Reset clears the CHxF bit. Writing a 1 to CHxF has no effect.
1 = Input capture or output compare on channel x
0 = No input capture or output compare on channel x
CHxIE — Channel x Interrupt Enable Bit
This read/write bit enables TIM1 CPU interrupt service requests on channel x. Reset clears the CHxIE
bit.
1 = Channel x CPU interrupt requests enabled
0 = Channel x CPU interrupt requests disabled
MC68HC908GZ60 • MC68HC908GZ48 • MC68HC908GZ32 Data Sheet, Rev. 6
274
Freescale Semiconductor