|
S912XEP100J5MAG Datasheet, PDF (829/1324 Pages) Freescale Semiconductor, Inc – Features of the MC9S12XE-Family are listed here. Please see Table D-2.for memory options and Table D-2. for the peripheral features that are available on the different family members. | |||
|
◁ |
Chapter 23 Voltage Regulator (S12VREGL3V3V1)
Table 23-13. Interrupt Vectors
Interrupt Source
Low-voltage interrupt (LVI)
High Temperature Interrupt (HTI)
Autonomous periodical interrupt (API)
Local Enable
LVIE = 1; available only in Full Performance
Mode
HTIE=1;
available only in Full Performance Mode
APIE = 1
23.4.11.1 Low-Voltage Interrupt (LVI)
In FPM, VREG_3V3 monitors the input voltage VDDA. Whenever VDDA drops below level VLVIA, the
status bit LVDS is set to 1. On the other hand, LVDS is reset to 0 when VDDA rises above level VLVID. An
interrupt, indicated by ï¬ag LVIF = 1, is triggered by any change of the status bit LVDS if interrupt enable
bit LVIE = 1.
NOTE
On entering the Reduced Power Mode, the LVIF is not cleared by the
VREG_3V3.
23.4.11.2 HTI - High Temperature Interrupt
In FPM VREG monitors the die temperature TDIE. Whenever TDIE exceeds level THTIA the status bit
HTDS is set to 1. Vice versa, HTDS is reset to 0 when TDIE get below level THTID. An interrupt, indicated
by ï¬ag HTIF=1, is triggered by any change of the status bit HTDS if interrupt enable bit HTIE=1.
NOTE
On entering the Reduced Power Mode the HTIF is not cleared by the VREG.
23.4.11.3 Autonomous Periodical Interrupt (API)
As soon as the conï¬gured timeout period of the API has elapsed, the APIF bit is set. An interrupt, indicated
by ï¬ag APIF = 1, is triggered if interrupt enable bit APIE = 1.
MC9S12XE-Family Reference Manual Rev. 1.25
Freescale Semiconductor
829
|
▷ |