S912XEP100J5MAG Datasheet, PDF(401/1324 Page) Freescale Semiconductor, Inc – Features of the MC9S12XE-Family are listed here. Please see Table D-2.for memory options and Table D-2. for the peripheral features that are available on the different family members.

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

S912XEP100J5MAG Datasheet, PDF (401/1324 Pages) Freescale Semiconductor, Inc – Features of the MC9S12XE-Family are listed here. Please see Table D-2.for memory options and Table D-2. for the peripheral features that are available on the different family members.

◁

BFFO

Bit Field Find First One

Chapter 10 XGATE (S12XGATEV3)

BFFO

Operation

FirstOne(RS) â RD;

Searches the ï¬rst â1â in register RS (from MSB to LSB) and writes the bit position into the destination

register RD. The upper bits of RD are cleared. In case the content of RS is equal to $0000, RD will be

cleared and the carry ï¬ag will be set. This is used to distinguish a â1â in position 0 versus no â1â in the

whole RS register at all.

CCR Effects

NZVC

0â0â

N: 0; cleared.

Z: Set if the result is $0000; cleared otherwise.

V: 0; cleared.

C: Set if RS = $0000(1); cleared otherwise.

1. Before executing the instruction

Code and CPU Cycles

Source Form

BFFO RD, RS

Address

Mode

DYA

00001

Machine Code

RD

RS

Cycles

10000

P

MC9S12XE-Family Reference Manual Rev. 1.25

Freescale Semiconductor

401

▷