DS162 Datasheet, PDF (72/73 Pages) Xilinx, Inc – Advance Product Specification

Spartan-6 FPGA Data Sheet: DC and Switching Characteristics
Revision History
The following table shows the revision history for this document.
Date
06/24/09
08/26/09
01/04/10
02/22/10
03/10/10
Version
1.0
1.1
1.2
1.3
1.4
Description of Revisions
Initial Xilinx release.
Added V_FS to Table 1and Table 2. Added R_FUSE to Table 2. Added XC6SLX75 and XC6SLX75T to
V_BATT and I_BATT in Table 1, Table 2, and Table 4. Corrected the quiescent supply current for the
XC6SLX4 in Table 5. Updated Table 11. Removed DV_PPIN from Figure 2. Removed F_PCIECORE from
Table 24 and added values to F_PCIEUSER. Added more networking applications to Table 25. Updated
values for T_{SUSPENDLOW_AWAKE}, T_{SUSPEND_ENABLE}, and T_{SCP_AWAKE} in Table 45. Numerous changes
to Table 46, page 45 including the addition of new values to various specifications, revising the
T_SMCKCSO description, and changing the units of T_POR. Also, removed Dynamic Reconfiguration Port
(DRP) for DCM and PLL Before and After DCLK section from Table 46 and updated all the notes. In
Table 50, added to F_INMAX, revised F_OUTMAX, and removed PLL Maximum Output Frequency for
BUFIO2. Revised values for DCM_DELAY_STEP in Table 52. Updated CLKIN_FREQ_FX values in
Table 53.
Added -4 speed grade to entire document. Updated speed specification of -4, -3, -2 speed grades to
version 1.03. Added -1L speed grade numbers per speed specification 1.00. Updated T_SOL in Table 1.
Added -1L rows for LVCMOS12, LVCMOS15, and LVCMOS18 in Table 9. Revised much of the detail
in GTP Transceiver Specifications in Table 12 through Table 23. Added -2 data to Table 25. Updated
F_MAX in Table 43. Updated descriptions for T_DNACLKL and T_DNACLKH in Table 44 and revised values for
all parameters. Removed T_INITADDR from Table 46 and added new data. Updated values in Table 47
through Table 60. Added Table 49 (BUFPLL) and Table 55 (DCM_CLKGEN). Removed
T_LOCKMAX note from Table 50. Updated note 3 in Table 51. In Table 76: removed XC6SLX75CSG324
and XC6SLX75TCSG324; added XC6SLX75FG(G)484 and XC6SLX75FG(G)484.
Production release of XC6SLX16 -2 speed grade devices. The changes to Table 26 and Table 27
includes updating this data sheet to the data in ISE v11.5 software with speed specification v1.06.
Updated maximum of V_IN and V_TS and note 2 in Table 1. In Table 2, changed V_IN, added I_IN and note
5, revised notes 1, 6, and 7, and added note 8 to R_FUSE. In Table 4, removed previous note 1 and added
data to I_RPU, I_RPD, and I_BATT, changed C_IN, added R_DT and R_{IN_TERM}, and added note 2 and 3. Updated
V_CCO2 in Table 6. Added Table 7 and Table 8. Removed PCI66_3 from Table 9. Updated PCI33_3 and
I2C in Table 9. Updated the description of Table 11. Completely updated Table 25. Updated Table 28
including adding values for PCI33_3. Updated V_REF value for HSTL_III_18 in Table 30. Updates
missing V_REF values in Table 31. Added Simultaneously Switching Outputs, page 27. Removed T_GSRQ
and T_RPW from Table 34 and Table 35. Also removed T_DOQ from Table 35. Removed T_{ISDO_DO} and
note 1 from Table 36. Removed T_{OSCCK_S} and combinatorial section from Table 37. In Table 38,
removed T_{IODDO_T} and added new tap parameters and note 2. In Table 39, Table 40, and Table 41,
made typographical edits and removed notes. Removed clock CLK section in Table 40. Removed clock
CLK section and T_{REG_MUX} and T_{REG_M31} in Table 41. Added block RAM F_MAX values to Table 42.
Updated values and added note 2 to Table 44. Added values to Table 45 and removed note 1.
Numerous changes to Table 46. Completely updated Table 55. Revised data in Table 60. Removed
note 3 from Table 68. Added values to Table 76. Added data to Table 77 and Table 78.
Production release of XC6SLX45 -2 speed grade devices, which includes changes to Table 26 and
Table 27 updating this data sheet to the data in ISE v11.5 software with speed specification v1.07.
Fixed R_{IN_TERM} description in Table 4. Added PCI66_3 to Table 7 and replaced note 1. Corrected note
1 and the V, Max for TMDS_33 in Table 8. In Table 10, added note 1 to LVPECL_33 and TMDS_33.
Also updated specifications for TMDS_33. Updated the GTP Transceiver Specifications section
including adding values to Table 16, Table 17, and Table 20 through Table 23. Added PCI66_3 back
into Table 9, Table 28, Table 30, Table 31, and Table 33. Updated note 3 on Table 31. In Table 33,
corrected some typographical errors and fixed SSO limits for bank1/3 in FG(G)484 package. Corrected
T_{OSCKC_OCE} in Table 37. In Table 55, updated CLKFX_FREEZE_VAR and
CLKFX_FREEZE_TEMP_SLOPE and added typical values to T_{CENTER_LOW_SPREAD} and
T_{CENTER_HIGH_SPREAD}. Updated and added values to Table 61 through Table 75, and Table 78. In
Table 76, revised the XC6SLX16-CSG324 and the XC6SLX45-CSG484 and FG(G)484 values.
DS162 (v1.9) August 23, 2010
www.xilinx.com
Advance Product Specification
72