English
Language : 

DS162 Datasheet, PDF (46/73 Pages) Xilinx, Inc – Advance Product Specification
◁
Spartan-6 FPGA Data Sheet: DC and Switching Characteristics
Table 46: Configuration Switching Characteristics(1) (Cont’d)
Symbol
Description
-4
BPI Master Flash Mode Programming Switching(3)
TBPICCO(4)
A[25:0], FCS_B, FOE_B, FWE_B, LDC 15
outputs valid after CCLK falling edge
Speed Grade
-3
-2
-1L
15
15
20
Units
ns, Min
TBPIICCK
Master BPI CCLK (output) delay
TBPIDCC/TBPICCD
Setup/Hold on D[15:0] data input pins
SPI Master Flash Mode Programming Switching
10/100 10/100 10/100 10/130 µs, Min/Max
5.0/1.0 5.0/1.0 5.0/1.0 6.0/2.0 ns, Min
TSPIDCC/TSPIDCCD
DIN, MISO0, MISO1, MISO2, MISO3, 5.0/1.0 5.0/1.0 5.0/1.0 7.0/1.0
Setup/Hold before/after the rising CCLK
edge
ns, Min
TSPIICCK
TSPICCM
TSPICCFC
CCLK Output (Master Modes)
Master SPI CCLK (output) delay
MOSI clock to out
CSO_B clock to out
0.4/7.0
13
16
0.4/7.0
13
16
0.4/7.0 0.4/10.0 µs, Min/Max
13
19
ns, Max
16
26
ns, Max
TMCCKL
TMCCKH
FMCCK
FMCCKTOL
CCLK Input (Slave Modes)
Master CCLK clock duty cycle Low
Master CCLK clock duty cycle High
Maximum Frequency, master mode
Frequency Tolerance, master mode
40/60
%, Min/Max
40/60
%, Min/Max
40
40
40
30 MHz, Max
±50
±50
±50
±50
%
TSCCKL
TSCCKH
USERCCLK Input
Slave CCLK clock minimum Low time
5
5
5
8
ns, Min
Slave CCLK clock minimum High time
5
5
5
8
ns, Min
TUSERCCLKL
TUSERCCLKH
FUSERCCLK
USERCCLK clock minimum Low time
12
12
12
21
ns, Min
USERCCLK clock minimum High time
12
12
12
21
ns, Min
Maximum USERCCLK frequency
40
40
40
30 MHz, Max
Notes:
1. Maximum frequency and setup/hold timing parameters are for 3.3V and 2.5V configuration voltages.
2. To support longer delays in configuration, use the design solutions described in the Spartan-6 FPGA Configuration User Guide.
3. BPI mode is not supported in:
• LX4, LX25, or LX25T devices
• LX9 devices in the TQG144 package
• LX9 or LX16 devices in the CPG196 package.
4. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.
DS162 (v1.9) August 23, 2010
www.xilinx.com
Advance Product Specification
46
 ▷