TI380C27 Datasheet, PDF (74/77 Pages) Texas Instruments – DUAL-PROTOCOL COMMPROCESSOR

TI380C27
DUAL-PROTOCOL COMMPROCESSOR
SPWS014A – APRIL 1994 – REVISED MARCH 1995
T1
T(W or 2)
T3
T4
TH
T1
SBCLK
SDTACK
SBERR
SHALT
NOTE A: Only the relative placement of the edges to SBCLK falling edge is shown. Actual signal edge placement may vary from waveforms
shown.
Figure 38. 68xxx-Mode Bus-Halt and Retry, Normal Completion With Delayed Start
T1
T2
T3
T4
THB
THE
T1
SBCLK
SDTACK
SBERR
SHALT
SOWN
NOTE A: Only the relative placement of the edges to SBCLK falling edge is shown. Actual signal edge placement may vary from waveforms
shown.
Figure 39. 68xxx-Mode Bus-Halt and Retry, Rerun Cycle With Delayed Start
74
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443