M16C26 Datasheet, PDF (31/239 Pages) Renesas Technology Corp – 16-BIT CMOS SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/20 SERIES

Udenvdeelropment
Preliminary Specifications Rev. 0.9
Specifications in this manual are tentative
Processor Mode
and
subject to change.
SINGLE-CHIP 16-BIT
M16C/26 Group
CMOS MICROCOMPUTER
Processor Mode
This device functions in single-chip mode only. In single-chip mode, only internal memory space (SFR,
internal RAM, and internal ROM) can be accessed. Ports P1_5 to P1_7, P6, P7, P8, P9_0 to P9_3 and P10
can be used as programmable I/O ports or as I/O ports for the internal peripheral functions. Figure 1.7.1
shows the processor mode registers 0 and 1. Figure 1.7.2 shows the processor mode register 2.
Processor mode register 0 (Note)
b7 b6 b5 b4 b3 b2 b1 b0
0000 0 00
Symbol
PM0
Address
000416
When reset
0016
Bit symbol
Bit name
Reserved Bit
PM03
Software reset bit
Reserved Bit
Function
Must always be set to "0".
RW
The device is reset when this bit is set
to 1. The value of this bit is 0 when
read.
Must always be set to "0".
Note: Set bit 1 of the protect register (address 000A16) to 1 when writing new
values to this register.
Processor mode register 1 (Note 1)
b7 b6 b5 b4 b3 b2 b1 b0
0 001
0
Symbol
PM1
Address
000516
When reset
000010002
Bit symbol
PM10
Bit name
Flash data block
access bit (Note 4)
Reserved bit
Function
0: Disabled
1: Enabled (Note 3)
Must always be set to "0".
PM12
Watchdog timer function 0 : Interrupt
select bit
1 : Reset (Note 2)
Reserved bit
Must always be set to "1".
RW
Reserved bit
Reserved bit
PM17
Wait bit
Must always be set to "0".
Must always be set to 0 . The
value, if read, turns out to be
indeterminate.
0 : No wait s^.tate
1 : Wait state inserted
Note 1: Set bit 1 of the protect register (address 000A16) to 1 when writing new values to this register.
Note 2: This bit can only be set to 1.
Note 3: When EW entry bit (FMR01) =1, this bit is automatically set to 1 during that time.
Note 4: To access the two 2K byte data blocks in address range F80016 to FFFF16, this bit must be set to 1.
Figure 1.7.1. Processor mode register 0 and 1
25
Renesas Technology Corp.