English
Language : 

M16C26 Datasheet, PDF (114/239 Pages) Renesas Technology Corp – 16-BIT CMOS SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/20 SERIES
Udenvdeelropment
Serial I/O
Preliminary Specifications Rev. 0.9
Specifications in this manual are tentative and subject to change.
M16C/26 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Serial I/O
Serial I/O is configured as three channels: UART0, UART1, and UART2.
UARTi (i = 0 to 2)
UART0, UART1 and UART2 each have an exclusive timer to generate a transfer clock, so they operate
independently of each other.
Figure 1.15.1 shows the block diagram of UART0, UART1 and UART2. Figures 1.15.2 and 1.15.3 show
the block diagram of the transmit/receive unit.
UARTi (i = 0 to 2) has two operation modes: a clock synchronous serial I/O mode and a clock asynchronous
serial I/O mode (UART mode). The contents of the serial I/O mode select bits (bits 0 to 2 at addresses
03A016, 03A816 and 037816) determine whether UARTi is used as a clock synchronous serial I/O or as a
UART. Although a few functions are different, UART0, UART1 and UART2 have almost the same functions.
UART2, in particular, is used for the SIM (Subscriber Identity Module) interface with some extra settings
added in clock-asynchronous serial I/O mode.
Table 1.15.1 shows the comparison of functions of UART0 through UART2, and Figures 1.15.4 to 1.15.10
show the registers related to UARTi.
Table 1.15.1. Comparison of functions of UART0 through UART2
Function
CLK polarity selection
LSB first / MSB first selection
UART0
UART1
UART2
Supported (Note 1) Supported (Note 1) Supported (Note 1)
Supported (Note 1) Supported (Note 1) Supported (Note 2)
Continuous receive mode selection
Transfer clock output from multiple
pins selection
Serial data logic switch
Supported (Note 1) Supported (Note 1) Supported (Note 1)
Not Supported
Supported (Note 1) Not Supported
Not Supported
Not Supported
Supported (Note 3)
TxD, RxD I/O polarity switch
TxD, RxD port output format
Parity error signal output
Not Supported
Not Supported
Supported
N-channel open-drain
CMOS output/Nch OD CMOS output/Nch OD output
Not Supported
Not Supported
Supported (Note 3)
Bus collision detection
Not Supported
Not Supported
Note 1: Only when in clock synchronous serial I/O mod. e.
Note 2: Only when in clock synchronous serial I/O mode and 8-bit UART mode.
Note 3: Used for SIM interface.
Supported
108
Renesas Technology Corp.