M16C26 Datasheet, PDF (138/239 Pages) Renesas Technology Corp – 16-BIT CMOS SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/20 SERIES

Udenvdeelropment
Preliminary Specifications Rev. 0.9
Specifications in this manual are tentative
Clock Asynchronous Serial I/O (UART) Mode
and
subject to change.
SINGLE-CHIP 16-BIT
M16C/26 Group
CMOS MICROCOMPUTER
Table 1.15.10 lists the functions of the input/output pins during UART mode. Note that for a period
from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an “H”.
(If the N-channel open-drain is selected, this pin is in floating state.)
Table 1.15.10. Input/output pin functions in UART mode
Pin name
Function
TxDi
Serial data output
(P63, P67, P70)
Method of selection
RxDi
Serial data input
(P62, P66, P71)
Port P62, P66 and P71 direction register (bits 2 and 6 of address 03EE16,
bit 1 of address 03EF16)= 0
(Can be used as an input port when performing transmission only)
CLKi
Programmable I/O port
(P61, P65, P72) _{Transfer clock input}
Internal/external clock select bit (bit 3 of address 03A016, 03A816, 037816) = 0
Internal/external clock select bit (bit 3 at address 03A016, 03A816, 037816) = 1
Port P61, P65 and P72 direction register (bits 1 and 5 of address 03EE16) = 0
(Do not use external for UART2)
CTSi/RTSi
CTS input
(P60, P64, P73)
CTS/RTS disable bit (bit 4 of address 03A416, 03AC16, 037C16) = 0
CTS/RTS function select bit (bit 2 of address 03A416, 03AC16, 037C16) = 0
Port P60, P64 and P73 direction register (bits 0 and 4 of address 03EE16,
bit 3 at address 03EF16) = 0
RTS output
CTS/RTS disable bit (bit 4 of address 03A416, 03AC16, 037C16) = 0
CTS/RTS function select bit (bit 2 of address 03A416, 03AC16, 037C16) = 1
Programmable I/O port CTS/RTS disable bit (bit 4 of address 03A416, 03AC16, 037C16) = 1
Table 1.15.11. P64 pin function in UART mode
Pin function
Bit set value
P64
CTS1
RTS1
CTS0 (Note)
U1C0 register
CRD CRS
1
0
0
0
1
0
0
UCON register
RCSP CLKMD1
0
0
0
0
0
0
1
0
PD6 register
PD6_4
Input: 0, Output: 1
0
0
Note: In addition to this, set the U0C0 register’s CRD bit to “0” (CTS0/RTS0
enabled) and the U0C0 register’s CRS bit to “1” (RTS0 selected).
132
Renesas Technology Corp.