English
Language : 

SH7011 Datasheet, PDF (196/292 Pages) Renesas Technology Corp – CMOS single-chip microprocessors
11.5 Notes on Use
Take care that the contentions described in sections 11.5.1–11.5.3 do not arise during CMT
operation.
11.5.1 Contention between CMCNT Write and Compare Match
If a compare match signal is generated during the T2 state of the CMCNT counter write cycle, the
CMCNT counter clear has priority, so the write to the CMCNT counter is not performed. Figure
11.6 shows the timing.
CMCNT write cycle
T1
T2
CK
Address
CMCNT
Internal
write signal
Compare
match signal
CMCNT
N
H'0000
Figure 11.6 CMCNT Write and Compare Match Contention
188